sV`Qg:-v ramfuncsrr .cinit@.pinit.switch.reset??A.stack.ebss0.econst00@.esysmem___$_/9EP a k  w      @ @ ` ` ttttuuuu< )\\ 8\\ G\\ V\\ e]] t ] ] @]@] `]`]      \\\\ \ \$ @@$pp/ = KWyylPP z P P @P@P `P`P PP PP pppxxp@@AABBCCDD"EE0FF>GGLHHZIIiJJxKKQQ"@Q@Q"QQ"(_0ss"@s@s"&- A@Z@n``$}@`@`$`p`p rrrr r r0r0r^^^^aa aa a a&_32BQpp+\pppp i_.ppdata_tM_  i,m.text.1<{ .text.28H .text.3L .text.4Hd &.HA,TI%Linker @V R4xV  ªê~~,.PPPPPPPPPPPPP (2<FPZdnxȰҰܰ",6@JT^hr|±ֱ̱PPPPPPP&0:DNXblvPPƲвڲ  *4>HR\fpzʳԳ޳PPPPPP$.8BLVPPPP`jt~PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPĴδشPPPPPPPP (2<F2 C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/Commands/Info.cC:\C2000F021FlashAPI\cs30_f021_flashapi\SopranoEarlyAPIForEarlyNFL\SopranoEarlyAPIForEarlyNFL_PjtFolder\DebugTI TMS320C2000 Linker PC v15.12.7 Copyright (c) 1996-2017 Texas Instruments Incorporated(Fapi_GlobalInitx_Fapi_GlobalInitAlpha_InternalAlphaBeta_InternalBetaProductionFapi_ApiProductionStatusTyperFapi_FLEPFapi_FLEEFapi_FLESFapi_FLHVFapi_TechTBDFapi_FlashBankTechTypeFapi_Status_SuccessFapi_Status_FsmBusyFapi_Status_FsmReadyFapi_Status_AsyncBusyFapi_Status_AsyncCompleteFapi_Error_FailFapi_Error_StateMachineTimeoutFapi_Error_OtpChecksumMismatchFapi_Error_InvalidDelayValueFapi_Error_InvalidHclkValueFapi_Error_InvalidCpuFapi_Error_InvalidBankFapi_Error_InvalidAddressFapi_Error_InvalidReadModeFapi_Error_AsyncIncorrectDataBufferLengthFapi_Error_AsyncIncorrectEccBufferLengthFapi_Error_AsyncDataEccBufferLengthMismatchFapi_Error_FeatureNotAvailableFapi_StatusType4Fapi_FlashBank0Fapi_FlashBank1Fapi_FlashBank2Fapi_FlashBank3Fapi_FlashBank4Fapi_FlashBank5Fapi_FlashBank6Fapi_FlashBank7Fapi_FlashBankTyper u8ApiMajorVersion#7_u8ApiMajorVersionu8ApiMinorVersion#7_u8ApiMinorVersionu8ApiRevision#7_u8ApiRevisionoApiProductionStatus#_oApiProductionStatusu32ApiBuildNumber#z_u32ApiBuildNumberu8ApiTechnologyType#7_u8ApiTechnologyTypeu8ApiTechnologyRevision#7_u8ApiTechnologyRevisionu8ApiEndianness#7_u8ApiEndiannessu32ApiCompilerVersion# z_u32ApiCompilerVersionFapi_LibraryInfoType u16NumberOfBanks#_u16NumberOfBanksu16Reserved#_u16Reservedu16DeviceMemorySize#_u16DeviceMemorySizeu16DevicePackage#_u16DevicePackageu32AsicId#z_u32AsicIdu32LotNumber#z_u32LotNumberu16WaferNumber#_u16WaferNumberu16FlowCheck# _u16FlowChecku16WaferYCoordinate# _u16WaferYCoordinateu16WaferXCoordinate# _u16WaferXCoordinateFapi_DeviceInfoTypeoFlashBankTech#_oFlashBankTechu32NumberOfSectors#z_u32NumberOfSectorsu32BankStartAddress#z_u32BankStartAddressau8SectorSizes#C_au8SectorSizesFapi_FlashBankSectorsType \ 0ChecksumLength#_ChecksumLengthOtpVersion#_OtpVersionOtpChecksum#z_OtpChecksumNumberOfBanks#_NumberOfBanksNumberOfSectors#_NumberOfSectorsMemorySize#_MemorySizePackage#_PackageSiliconRevision#_SiliconRevisionAsicNumber_23_8#_AsicNumber_23_8AsicNumber_31_24# _AsicNumber_31_24LotNumber# z_LotNumberWaferNumber# _WaferNumberFlowbits# _FlowbitsYCoordinate#_YCoordinateXCoordinate#_XCoordinateEVSU#_EVSUPVSU#_PVSUESU#_ESUPSU#_PSUCVSU #_CVSUAdd_EXEZSU#_Add_EXEZSUPVAcc#_PVAccRVSU#_RVSUPVH2#_PVH2PVH#_PVHRH#_RHPH#_PHSmFrequency #_SmFrequencyVSTAT#_VSTATSequence#_SequenceEH#_EHVHV_EStep#_VHV_EStepVHV_EStart#_VHV_EStartMAX_PP#_MAX_PPOtpReserved1#_OtpReserved1PROG_PW#_PROG_PWMAX_EP#_MAX_EPERA_PW#z_ERA_PWVHV_E# _VHV_EVHV_P#!_VHV_PVINH#"_VINHVCG#"_VCGVHV_PV##_VHV_PVOtpReserved2#$_OtpReserved2VRead#$_VReadVWL_P#%_VWL_PVSL_P#%_VSL_PApiChecksum#&z_ApiChecksumOtpReserved3#(z_OtpReserved3OtpReserved4#*z_OtpReserved4OtpReserved5#,z_OtpReserved5OtpReserved6#.z_OtpReserved6+ )RM#_RM_FRDCNTL_Reserved_03_01 #__FRDCNTL_Reserved_03_01ASWSTEN #_ASWSTEN_FRDCNTL_Reserved_07_05#__FRDCNTL_Reserved_07_05RWAIT#_RWAIT_FRDCNTL_Reserved_15_12#__FRDCNTL_Reserved_15_12IDLEN#_IDLEN_FRDCNTL_Reserved_23_17#__FRDCNTL_Reserved_23_17IFLUSH_HOLD#_IFLUSH_HOLD_FRDCNTL_Reserved_31_28#__FRDCNTL_Reserved_31_28RM0#_RM0RM1#_RM1_FSPRD_Reserved_07_02#__FSPRD_Reserved_07_02RMBSEM#_RMBSEMDIS_PREEMPT#_DIS_PREEMPT_FSPRD_Reserved_31_17#__FSPRD_Reserved_31_17EDACEN #_EDACENEZCV #_EZCVEOCV #_EOCV_FEDACCTRL1_Reserved_07_06#__FEDACCTRL1_Reserved_07_06EPEN#_EPENEZFEN#_EZFENEOFEN#_EOFEN_FEDACCTRL1_Reserved_15_11#__FEDACCTRL1_Reserved_15_11EDACMODE #_EDACMODE_FEDACCTRL1_Reserved_23_20#__FEDACCTRL1_Reserved_23_20SUSP_IGNR#_SUSP_IGNR_FEDACCTRL1_Reserved_31_25#__FEDACCTRL1_Reserved_31_25SEC_THRESHOLD#_SEC_THRESHOLD_FEDACCTRL2_Reserved_31_16#__FEDACCTRL2_Reserved_31_16COR_ERR_CNT#_COR_ERR_CNT_FCOR_ERR_CNT_Reserved_31_16#__FCOR_ERR_CNT_Reserved_31_16SERR_POS#_SERR_POSECC_ERR#_ECC_ERRB2_ERR#_B2_ERR_FCOR_ERR_POS_Reserved_15_10#__FCOR_ERR_POS_Reserved_15_10_FCOR_ERR_POS_Reserved_31_16#__FCOR_ERR_POS_Reserved_31_16ERR_PRF_FLG#_ERR_PRF_FLGERR_ZERO_FLG#_ERR_ZERO_FLGERR_ONE_FLG #_ERR_ONE_FLGD_COR_ERR #_D_COR_ERRECC0_MAL_ERR #_ECC0_MAL_ERRECC1_MAL_ERR #_ECC1_MAL_ERRCOM0_MAL_GOOD #_COM0_MAL_GOODCOM1_MAL_GOOD#_COM1_MAL_GOODECC_MUL_ERR#_ECC_MUL_ERRBUF_PAR_ERR#_BUF_PAR_ERRADD_PAR_ERR#_ADD_PAR_ERRADD_TAG_ERR#_ADD_TAG_ERRD_UNC_ERR#_D_UNC_ERRB2_ERR_IS_EE#_B2_ERR_IS_EE_FEDACSTATUS_Reserved_15_14#__FEDACSTATUS_Reserved_15_14B2_COR_ERR#_B2_COR_ERRB2_UNC_ERR#_B2_UNC_ERRECCB2_MAL_ERR #_ECCB2_MAL_ERRCOMB2_BUS_MAL_GOOD #_COMB2_BUS_MAL_GOODECC2_MAL_ERR #_ECC2_MAL_ERRECC3_MAL_ERR #_ECC3_MAL_ERRCOM2_MAL_GOOD #_COM2_MAL_GOODCOM3_MAL_GOOD#_COM3_MAL_GOODFSM_DONE#_FSM_DONERVF_INT#_RVF_INT_FEDACSTATUS_Reserved_31_26#__FEDACSTATUS_Reserved_31_26SectorID0 #_SectorID0_FEDACSDIS_Reserved_04 #__FEDACSDIS_Reserved_04BankID0#_BankID0SectorID0_inverse#_SectorID0_inverse_FEDACSDIS_Reserved_12#__FEDACSDIS_Reserved_12BankID0_inverse#_BankID0_inverseSectorID1 #_SectorID1_FEDACSDIS_Reserved_20 #__FEDACSDIS_Reserved_20BankID1#_BankID1SectorID1_inverse#_SectorID1_inverse_FEDACSDIS_Reserved_28#__FEDACSDIS_Reserved_28BankID1_inverse#_BankID1_inversePRIM_ADD_TAG_0_15#_PRIM_ADD_TAG_0_15PRIM_ADD_TAG_16_22 #_PRIM_ADD_TAG_16_22_FPRIM_ADD_TAG_Reserved_31_23 #__FPRIM_ADD_TAG_Reserved_31_23REDU_ADD_TAG_0_15#_REDU_ADD_TAG_0_15REDU_ADD_TAG_16_22 #_REDU_ADD_TAG_16_22_FREDU_ADD_TAG_Reserved_31_23 #__FREDU_ADD_TAG_Reserved_31_23PROTL1DIS#_PROTL1DIS_FBPROT_Reserved_15_02#__FBPROT_Reserved_15_02_FBPROT_Reserved_31_16#__FBPROT_Reserved_31_16BSE#_BSE_FBSE_Reserved_31_16#__FBSE_Reserved_31_16BUSY#_BUSY_FBBUSY_Reserved_15_08#__FBBUSY_Reserved_15_08_FBBUSY_Reserved_31_06#__FBBUSY_Reserved_31_06VREADS#_VREADSBAGP#_BAGPOTPPROTDIS#_OTPPROTDIS_FBAC_Reserved_31_24#__FBAC_Reserved_31_24BANKPWR0#_BANKPWR0BANKPWR1 #_BANKPWR1BANKPWR2 #_BANKPWR2BANKPWR3#_BANKPWR3BANKPWR4#_BANKPWR4BANKPWR5#_BANKPWR5BANKPWR6#_BANKPWR6BANKPWR7#_BANKPWR7REG_PWRSAV #_REG_PWRSAV_FBAC_Reserved_23_20#__FBAC_Reserved_23_20FSM_PWRSAV#_FSM_PWRSAV_FBAC_Reserved_31_28#__FBAC_Reserved_31_28BANKRDY#_BANKRDY_FBPRDY_Reserved_14_08#__FBPRDY_Reserved_14_08PUMPRDY#_PUMPRDYBANKBUSY#_BANKBUSY_FBPRDY_Reserved_31_24#__FBPRDY_Reserved_31_24PUMPPWR#_PUMPPWR_FBAC1_Reserved_15_01#__FBAC1_Reserved_15_01PSLEEPTDIS #_PSLEEPTDIS_FBAC1_Reserved_31_27#__FBAC1_Reserved_31_27PAGP#_PAGP_FBAC2_Reserved_31_16#__FBAC2_Reserved_31_16BANK #_BANK_FMAC_Reserved_15_03 #__FMAC_Reserved_15_03_FMAC_Reserved_31_15#__FMAC_Reserved_31_15SLOCK#_SLOCKPSUSP#_PSUSPESUSP #_ESUSPVOLSTAT #_VOLSTATCSTAT #_CSTATINVDAT #_INVDATPGM #_PGMERS#_ERSBusy#_BusyCV#_CVEV#_EVPCV#_PCVPGV#_PGVDBF#_DBFILA#_ILARVF#_RVFRDVER#_RDVERRVSUSP#_RVSUSP_FMSTAT_Reserved_31_18#__FMSTAT_Reserved_31_18EMU_ECC#_EMU_ECC_FEMU_ECC_Reserved_15_08#__FEMU_ECC_Reserved_15_08_FEMU_ECC_Reserved_31_16#__FEMU_ECC_Reserved_31_16ENCOM#_ENCOM_FLOCK_Reserved_31_16#__FLOCK_Reserved_31_16EMU_ADDR_15_0#_EMU_ADDR_15_0EMU_ADDR_21_16 #_EMU_ADDR_21_16_FEMU_ADDR_Reserved_31_22 #__FEMU_ADDR_Reserved_31_22DIAGMODE #_DIAGMODE_FDIAGCTRL_Reserved_07_03#__FDIAGCTRL_Reserved_07_03DIAG_BUF_SEL#_DIAG_BUF_SEL_FDIAGCTRL_Reserved_11_10#__FDIAGCTRL_Reserved_11_10DIAG_ECC_SEL#_DIAG_ECC_SEL_FDIAGCTRL_Reserved_15#__FDIAGCTRL_Reserved_15DIAG_EN_KEY #_DIAG_EN_KEY_FDIAGCTRL_Reserved_23_20#__FDIAGCTRL_Reserved_23_20DIAG_TRIG#_DIAG_TRIG_FDIAGCTRL_Reserved_31_25#__FDIAGCTRL_Reserved_31_25RAW_ECC#_RAW_ECC_FRAW_ECC_Reserved_15_08#__FRAW_ECC_Reserved_15_08_FRAW_ECC_Reserved_31_16#__FRAW_ECC_Reserved_31_16DAT_INV_PAR#_DAT_INV_PARADD_INV_PAR#_ADD_INV_PARPAR_OVR_KEY#_PAR_OVR_KEYBUS_PAR_DIS#_BUS_PAR_DISBNK_INV_PAR#_BNK_INV_PAR_FPAR_OVR_Reserved_31_17#__FPAR_OVR_Reserved_31_17VREADCT #_VREADCT_FVREADCT_Reserved_15_04 #__FVREADCT_Reserved_15_04_FVREADCT_Reserved_31_16#__FVREADCT_Reserved_31_16VHVCT_PV #_VHVCT_PV_FVHVCT1_Reserved_15_09#__FVHVCT1_Reserved_15_09VHVCT_E #_VHVCT_E_FVHVCT1_Reserved_31_25#__FVHVCT1_Reserved_31_25VHVCT_C #_VHVCT_C_FVHVCT2_Reserved_15_09#__FVHVCT2_Reserved_15_09VHVCT_P #_VHVCT_P_FVHVCT2_Reserved_31_25#__FVHVCT2_Reserved_31_25VHVCT_READ #_VHVCT_READ_FVHVCT3_Reserved_15_09#__FVHVCT3_Reserved_15_09WCT #_WCT_FVHVCT3_Reserved_31_20 #__FVHVCT3_Reserved_31_20VIN_CT #_VIN_CT_FVNVCT_Reserved_07_05#__FVNVCT_Reserved_07_05VCG2P5CT#_VCG2P5CT_FVNVCT_Reserved_15_13#__FVNVCT_Reserved_15_13_FVNVCT_Reserved_31_16#__FVNVCT_Reserved_31_16_FVLSP_Reserved_11_00 #__FVLSP_Reserved_11_00VSL_P#_VSL_P_FVLSP_Reserved_31_16#__FVLSP_Reserved_31_16VWLCT_P #_VWLCT_P_FVWLCT_Reserved_15_05 #__FVWLCT_Reserved_15_05_FVWLCT_Reserved_31_16#__FVWLCT_Reserved_31_16EFUSE_EN #_EFUSE_ENEF_TEST #_EF_TEST_FEFUSECTRL_Reserved_07_05#__FEFUSECTRL_Reserved_07_05EF_CLRZ#_EF_CLRZ_FEFUSECTRL_Reserved_15_09#__FEFUSECTRL_Reserved_15_09BP_SEL#_BP_SELWRITE_EN#_WRITE_EN_FEFUSECTRL_Reserved_23_18#__FEFUSECTRL_Reserved_23_18CHAIN_SEL#_CHAIN_SEL_FEFUSECTRL_Reserved_31_27#__FEFUSECTRL_Reserved_31_27SHIFT_DONE#_SHIFT_DONE_FEFUSE_Reserved_15_01#__FEFUSE_Reserved_15_01_FEFUSE_Reserved_31_16#__FEFUSE_Reserved_31_16SEQ_PUMP#_SEQ_PUMP_FSEQPMP_Reserved_15_08#__FSEQPMP_Reserved_15_08_FSEQPMP_Reserved_31_15#__FSEQPMP_Reserved_31_15CLK_TRIM_0_15#_CLK_TRIM_0_15CLK_TRIM_18_16 #_CLK_TRIM_18_16_FCLKTRIM_Reserved_31_19 #__FCLKTRIM_Reserved_31_19SectorID2 #_SectorID2_FEDACSDIS2_Reserved_4 #__FEDACSDIS2_Reserved_4BankID2#_BankID2SectorID2_inverse#_SectorID2_inverse_FEDACSDIS2_Reserved_12#__FEDACSDIS2_Reserved_12BankID2_inverse#_BankID2_inverseSectorID3 #_SectorID3_FEDACSDIS2_Reserved_20 #__FEDACSDIS2_Reserved_20BankID3#_BankID3SectorID3_inverse#_SectorID3_inverse_FEDACSDIS2_Reserved_28#__FEDACSDIS2_Reserved_28BankID3_inverse#_BankID3_inverse_FBSTROBES_Reserved_01_00#__FBSTROBES_Reserved_01_00TEZ #_TEZOTP #_OTPTI_OTP #_TI_OTPPRECOL #_PRECOLNOCOLRED #_NOCOLRED_FBSTROBES_Reserved_07#__FBSTROBES_Reserved_07CTRLENZ#_CTRLENZ_FBSTROBES_Reserved_15_9#__FBSTROBES_Reserved_15_9FCLKEN#_FCLKEN_FBSTROBES_Reserved_23_17#__FBSTROBES_Reserved_23_17ECBIT#_ECBIT_FBSTROBES_Reserved_31_25#__FBSTROBES_Reserved_31_25_5VPWRDNZ#__5VPWRDNZ_3VPWRDNZ#__3VPWRDNZ_FBSTROBES_Reserved_07_02#__FBSTROBES_Reserved_07_02EXECUTEZ#_EXECUTEZ_FPSTROBES_Reserved_15_09#__FPSTROBES_Reserved_15_09_FPSTROBES_Reserved_31_16#__FPSTROBES_Reserved_31_16MODE #_MODE_FBMODE_Reserved_15_03 #__FBMODE_Reserved_15_03_FBMODE_Reserved_31_16#__FBMODE_Reserved_31_16TCR #_TCR_FTCR_Reserved_15_07 #__FTCR_Reserved_15_07_FTCR_Reserved_31_16#__FTCR_Reserved_31_16ADDR_INCR #_ADDR_INCRTP_BUSY_SEL#_TP_BUSY_SELFL_DATAIN_SEL#_FL_DATAIN_SELTP_DATA_SEL#_TP_DATA_SELWDAT_CHANGE #_WDAT_CHANGESW_MODE #_SW_MODE_FPMT_CTRL_Reserved_31_21 #__FPMT_CTRL_Reserved_31_21PBIST_KEY #_PBIST_KEYGRP1_EN #_GRP1_EN_PBIST_CTRL_Reserved_15_05 #__PBIST_CTRL_Reserved_15_05_PBIST_CTRL_Reserved_31_16#__PBIST_CTRL_Reserved_31_16_FTCTRL_Reserved_00#__FTCTRL_Reserved_00TEST_EN#_TEST_EN_FTCTRL_Reserved_15_02#__FTCTRL_Reserved_15_02WDATA_BLK_CLR#_WDATA_BLK_CLR_FTCTRL_Reserved_23_17#__FTCTRL_Reserved_23_17AUTOCALC_EN#_AUTOCALC_EN_FTCTRL_Reserved_31_25#__FTCTRL_Reserved_31_25WPDATA_287_256#z_WPDATA_287_256u8Bytes31_24#_u8Bytes31_24u8Bytes23_16#_u8Bytes23_16u8Bytes15_08#_u8Bytes15_08u8Bytes07_00#_u8Bytes07_00SAFELV#_SAFELV_FSWSTAT_Reserved_15_01#__FSWSTAT_Reserved_15_01_FSWSTAT_Reserved_31_16#__FSWSTAT_Reserved_31_16CLKSEL#_CLKSEL_FSM_GLBCTRL_Reserved_15_01#__FSM_GLBCTRL_Reserved_15_01_FSM_GLBCTRL_Reserved_31_16#__FSM_GLBCTRL_Reserved_31_16_FSM_STATE_Reserved_05_00 #__FSM_STATE_Reserved_05_00OTP_ACT #_OTP_ACTTIOTP_ACT#_TIOTP_ACTFSM_ACT#_FSM_ACT_FSM_STATE_Reserved_09#__FSM_STATE_Reserved_09EXECUTEZ#_EXECUTEZCTRLENZ#_CTRLENZ_FSM_STATE_Reserved_15_12#__FSM_STATE_Reserved_15_12_FSM_STATE_Reserved_31_16#__FSM_STATE_Reserved_31_16INV_DAT#_INV_DATOVR_PUL_CNT#_OVR_PUL_CNTNON_OP #_NON_OP_FSM_STATUS_Reserved_15_03 #__FSM_STATUS_Reserved_15_03_FSM_STATUS_Reserved_31_16#__FSM_STATUS_Reserved_31_16FSMCMD #_FSMCMD_FSM_COMMAND_Reserved_15_06 #__FSM_COMMAND_Reserved_15_06_FSM_COMMAND_Reserved_31_16#__FSM_COMMAND_Reserved_31_16ERA_OSU#_ERA_OSUPGM_OSU#_PGM_OSU_FSM_PE_OSU_Reserved_31_16#__FSM_PE_OSU_Reserved_31_16_FSM_VSTAT_Reserved_11_00 #__FSM_VSTAT_Reserved_11_00VSTAT_CNT#_VSTAT_CNT_FSM_VSTAT_Reserved_31_16#__FSM_VSTAT_Reserved_31_16ERA_VSU#_ERA_VSUPGM_VSU#_PGM_VSU_FSM_PE_VSU_Reserved_31_16#__FSM_PE_VSU_Reserved_31_16CMP_VSU #_CMP_VSUADD_EXZ#_ADD_EXZ_FSM_CMP_VSU_Reserved_31_16#__FSM_CMP_VSU_Reserved_31_16EXE_VALD#_EXE_VALDREP_VSU#_REP_VSU_FSM_EX_VAL_Reserved_31_16#__FSM_EX_VAL_Reserved_31_16RD_H#_RD_H_FSM_RD_H_Reserved_15_08#__FSM_RD_H_Reserved_15_08_FSM_RD_H_Reserved_31_16#__FSM_RD_H_Reserved_31_16_FSM_P_OH_Reserved_07_00#__FSM_P_OH_Reserved_07_00PGM_OH#_PGM_OH_FSM_P_OH_Reserved_31_16#__FSM_P_OH_Reserved_31_16ERA_OH#_ERA_OH_FSM_ERA_OH_Reserved_31_16#__FSM_ERA_OH_Reserved_31_16SAV_P_PUL #_SAV_P_PUL_FSM_SAV_PPUL_Reserved_15_12#__FSM_SAV_PPUL_Reserved_15_12_FSM_SAV_PPUL_Reserved_31_16#__FSM_SAV_PPUL_Reserved_31_16ERA_VH#_ERA_VHPGM_VH#_PGM_VH_FSM_PE_VH_Reserved_31_16#__FSM_PE_VH_Reserved_31_16PROG_PUL_WIDTH#_PROG_PUL_WIDTH_FSM_PRG_PW_Reserved_31_16#__FSM_PRG_PW_Reserved_31_16SAV_ERA_PUL #_SAV_ERA_PUL_FSM_SAV_ERA_PUL_Reserved_15_12#__FSM_SAV_ERA_PUL_Reserved_15_12_FSM_SAV_ERA_PUL_Reserved_31_16#__FSM_SAV_ERA_PUL_Reserved_31_16CMD #_CMDMODE #_MODESAV_ERA_MODE#_SAV_ERA_MODESAV_PGM_CMD#_SAV_PGM_CMDSUBMODE#_SUBMODEERA_SUBMODE#_ERA_SUBMODEPGM_SUBMODE#_PGM_SUBMODERDV_SUBMODE #_RDV_SUBMODE_FSM_MODE_Reserved_31_20 #__FSM_MODE_Reserved_31_20PGM_ADDR_15_0#_PGM_ADDR_15_0PGM_ADDR_22_16 #_PGM_ADDR_22_16PGM_BANK#_PGM_BANK_FSM_PGM_Reserved_27_26#__FSM_PGM_Reserved_27_26SAV_SEC#_SAV_SECERA_ADDR_15_0#_ERA_ADDR_15_0ERA_ADDR_22_16 #_ERA_ADDR_22_16ERA_BANK#_ERA_BANK_FSM_ERA_Reserved_31_26#__FSM_ERA_Reserved_31_26MAX_PRG_PUL #_MAX_PRG_PUL_FSM_PRG_PUL_Reserved_15_12#__FSM_PRG_PUL_Reserved_15_12BEG_EC_LEVEL #_BEG_EC_LEVEL_FSM_PRG_PUL_Reserved_31_25#__FSM_PRG_PUL_Reserved_31_25MAX_ERA_PUL #_MAX_ERA_PUL_FSM_ERA_PUL_Reserved_15_12#__FSM_ERA_PUL_Reserved_15_12MAX_EC_LEVEL #_MAX_EC_LEVEL_FSM_ERA_PUL_Reserved_31_25#__FSM_ERA_PUL_Reserved_31_25_FSM_STEP_SIZE_Reserved_15_00#__FSM_STEP_SIZE_Reserved_15_00EC_STEP_SIZE #_EC_STEP_SIZE_FSM_STEP_SIZE_Reserved_31_25#__FSM_STEP_SIZE_Reserved_31_25PUL_CNTR #_PUL_CNTR_FSM_PUL_CNTR_Reserved_15_12#__FSM_PUL_CNTR_Reserved_15_12CUR_EC_LEVEL #_CUR_EC_LEVEL_FSM_PUL_CNTR_Reserved_31_25#__FSM_PUL_CNTR_Reserved_31_25EC_STEP_HEIGHT #_EC_STEP_HEIGHT_FSM_EC_STEP_HEIGHT_Reserved_15_7 #__FSM_EC_STEP_HEIGHT_Reserved_15_7_FSM_EC_STEP_HEIGHT_Reserved_31_16#__FSM_EC_STEP_HEIGHT_Reserved_31_16OVERRIDE#_OVERRIDEINV_DATA#_INV_DATACMD_EN #_CMD_ENDIS_TST_EN #_DIS_TST_ENPREC_STOP_EN #_PREC_STOP_ENPGM_SEC_COF_EN #_PGM_SEC_COF_ENBNK_ERA_MODE #_BNK_ERA_MODEDBG_SHORT_ROW#_DBG_SHORT_ROWDO_REDU_COL#_DO_REDU_COL_FSM_ST_MACHINE_Reserved_12#__FSM_ST_MACHINE_Reserved_12RESTRT_ADDR#_RESTRT_ADDRONE_TIME_GOOD#_ONE_TIME_GOOD_FSM_ST_MACHINE_Reserved_15#__FSM_ST_MACHINE_Reserved_15RV_INT_EN#_RV_INT_ENRV_RES#_RV_RESRV_SEC_EN #_RV_SEC_ENRANDOM #_RANDOMCMPV_ALLOWED #_CMPV_ALLOWEDALL_BANKS #_ALL_BANKSFSM_INT_EN #_FSM_INT_ENDO_PRECOND#_DO_PRECOND_FSM_ST_MACHINE_Reserved_31_24#__FSM_ST_MACHINE_Reserved_31_24WR_ENA #_WR_ENA_FSM_WR_ENA_Reserved_15_03 #__FSM_WR_ENA_Reserved_15_03_FSM_WR_ENA_Reserved_31_16#__FSM_WR_ENA_Reserved_31_16ACC_EP#_ACC_EP_FSM_ACC_EP_Reserved_31_16#__FSM_ACC_EP_Reserved_31_16SEC_OUT #_SEC_OUTSECTOR#_SECTOR_FSM_SECTOR_Reserved_15_08#__FSM_SECTOR_Reserved_15_08SECT_ERASED#_SECT_ERASEDCONFIG_CRC #_CONFIG_CRCMOD_VERSION_15_12#_MOD_VERSION_15_12MOD_VERSION_31_16#_MOD_VERSION_31_16FSMEXECUTE #_FSMEXECUTE_FSM_EXECUTE_Reserved_15_05 #__FSM_EXECUTE_Reserved_15_05SUSPEND_NOW #_SUSPEND_NOW_FSM_EXECUTE_Reserved_31_20 #__FSM_EXECUTE_Reserved_31_20AUTOSTART_GRACE#_AUTOSTART_GRACEAUTOSUSP_EN#_AUTOSUSP_EN_EEPROM_CONFIG_Reserved_15_09#__EEPROM_CONFIG_Reserved_15_09EWAIT #_EWAIT_EEPROM_CONFIG_Reserved_31_20 #__EEPROM_CONFIG_Reserved_31_20MAIN_NUM_BANK #_MAIN_NUM_BANKMAIN_BANK_WIDTH #_MAIN_BANK_WIDTHEE_NUM_BANK #_EE_NUM_BANKEE_BANK_WIDTH #_EE_BANK_WIDTHCPU_TYPE1 #_CPU_TYPE1UERR #_UERRAUTO_SUSP#_AUTO_SUSPECCA#_ECCASIL3#_SIL3IFLUSH#_IFLUSHROM#_ROMEE_IN_MAIN#_EE_IN_MAINCPU2_FCFG #_CPU2_FCFGMEM_MAP #_MEM_MAPAUTOCALC #_AUTOCALC_FCFG_WRAPPER_Reserved_23_22#__FCFG_WRAPPER_Reserved_23_22FAMILY_TYPE#_FAMILY_TYPEB0_TYPE #_B0_TYPEB1_TYPE#_B1_TYPEB2_TYPE#_B2_TYPEB3_TYPE#_B3_TYPEB4_TYPE #_B4_TYPEB5_TYPE#_B5_TYPEB6_TYPE#_B6_TYPEB7_TYPE#_B7_TYPEB0_START_ADDR_0_15#_B0_START_ADDR_0_15B0_START_ADDR_16_23#_B0_START_ADDR_16_23B0_MUX_FACTOR#_B0_MUX_FACTORB0_MAX_SECTOR#_B0_MAX_SECTORB1_START_ADDR_0_15#_B1_START_ADDR_0_15B1_START_ADDR_16_23#_B1_START_ADDR_16_23B1_MUX_FACTOR#_B1_MUX_FACTORB1_MAX_SECTOR#_B1_MAX_SECTORB2_START_ADDR_0_15#_B2_START_ADDR_0_15B2_START_ADDR_16_23#_B2_START_ADDR_16_23B2_MUX_FACTOR#_B2_MUX_FACTORB2_MAX_SECTOR#_B2_MAX_SECTORB3_START_ADDR_0_15#_B3_START_ADDR_0_15B3_START_ADDR_16_23#_B3_START_ADDR_16_23B3_MUX_FACTOR#_B3_MUX_FACTORB3_MAX_SECTOR#_B3_MAX_SECTORB4_START_ADDR_0_15#_B4_START_ADDR_0_15B4_START_ADDR_16_23#_B4_START_ADDR_16_23B4_MUX_FACTOR#_B4_MUX_FACTORB4_MAX_SECTOR#_B4_MAX_SECTORB5_START_ADDR_0_15#_B5_START_ADDR_0_15B5_START_ADDR_16_23#_B5_START_ADDR_16_23B5_MUX_FACTOR#_B5_MUX_FACTORB5_MAX_SECTOR#_B5_MAX_SECTORB6_START_ADDR_0_15#_B6_START_ADDR_0_15B6_START_ADDR_16_23#_B6_START_ADDR_16_23B6_MUX_FACTOR#_B6_MUX_FACTORB6_MAX_SECTOR#_B6_MAX_SECTORB7_START_ADDR_0_15#_B7_START_ADDR_0_15B7_START_ADDR_16_23#_B7_START_ADDR_16_23B7_MUX_FACTOR#_B7_MUX_FACTORB7_MAX_SECTOR#_B7_MAX_SECTORB0_SECT_SIZE_0#_B0_SECT_SIZE_0B0_SECT_SIZE_1#_B0_SECT_SIZE_1B0_SECT_SIZE_2#_B0_SECT_SIZE_2B0_SECT_SIZE_3#_B0_SECT_SIZE_3B0_SECT_SIZE #_B0_SECT_SIZE_FCFG_B0_SSIZE0_Reserved_15_4 #__FCFG_B0_SSIZE0_Reserved_15_4B0_NUM_SECTORS #_B0_NUM_SECTORS_FCFG_B0_SSIZE0_Reserved_31_28#__FCFG_B0_SSIZE0_Reserved_31_28B0_SECT_SIZE_4#_B0_SECT_SIZE_4B0_SECT_SIZE_5#_B0_SECT_SIZE_5B0_SECT_SIZE_6#_B0_SECT_SIZE_6B0_SECT_SIZE_7#_B0_SECT_SIZE_7_FCFG_B0_SSIZE1_Reserved_31_0#z__FCFG_B0_SSIZE1_Reserved_31_0B0_SECT_SIZE_8#_B0_SECT_SIZE_8B0_SECT_SIZE_9#_B0_SECT_SIZE_9B0_SECT_SIZE_10#_B0_SECT_SIZE_10B0_SECT_SIZE_11#_B0_SECT_SIZE_11_FCFG_B0_SSIZE2_Reserved_31_0#z__FCFG_B0_SSIZE2_Reserved_31_0B0_SECT_SIZE_12#_B0_SECT_SIZE_12B0_SECT_SIZE_13#_B0_SECT_SIZE_13B0_SECT_SIZE_14#_B0_SECT_SIZE_14B0_SECT_SIZE_15#_B0_SECT_SIZE_15_FCFG_B0_SSIZE3_Reserved_31_0#z__FCFG_B0_SSIZE3_Reserved_31_0B1_SECT_SIZE_0#_B1_SECT_SIZE_0B1_SECT_SIZE_1#_B1_SECT_SIZE_1B1_SECT_SIZE_2#_B1_SECT_SIZE_2B1_SECT_SIZE_3#_B1_SECT_SIZE_3B1_SECT_SIZE #_B1_SECT_SIZE_FCFG_B1_SSIZE0_Reserved_15_4 #__FCFG_B1_SSIZE0_Reserved_15_4B1_NUM_SECTORS #_B1_NUM_SECTORS_FCFG_B1_SSIZE0_Reserved_31_28#__FCFG_B1_SSIZE0_Reserved_31_28B1_SECT_SIZE_4#_B1_SECT_SIZE_4B1_SECT_SIZE_5#_B1_SECT_SIZE_5B1_SECT_SIZE_6#_B1_SECT_SIZE_6B1_SECT_SIZE_7#_B1_SECT_SIZE_7_FCFG_B1_SSIZE1_Reserved_31_0#z__FCFG_B1_SSIZE1_Reserved_31_0B1_SECT_SIZE_8#_B1_SECT_SIZE_8B1_SECT_SIZE_9#_B1_SECT_SIZE_9B1_SECT_SIZE_10#_B1_SECT_SIZE_10B1_SECT_SIZE_11#_B1_SECT_SIZE_11_FCFG_B1_SSIZE2_Reserved_31_0#z__FCFG_B1_SSIZE2_Reserved_31_0B1_SECT_SIZE_12#_B1_SECT_SIZE_12B1_SECT_SIZE_13#_B1_SECT_SIZE_13B1_SECT_SIZE_14#_B1_SECT_SIZE_14B1_SECT_SIZE_15#_B1_SECT_SIZE_15_FCFG_B1_SSIZE3_Reserved_31_0#z__FCFG_B1_SSIZE3_Reserved_31_0B2_SECT_SIZE_0#_B2_SECT_SIZE_0B2_SECT_SIZE_1#_B2_SECT_SIZE_1B2_SECT_SIZE_2#_B2_SECT_SIZE_2B2_SECT_SIZE_3#_B2_SECT_SIZE_3B2_SECT_SIZE #_B2_SECT_SIZE_FCFG_B2_SSIZE0_Reserved_15_4 #__FCFG_B2_SSIZE0_Reserved_15_4B2_NUM_SECTORS #_B2_NUM_SECTORS_FCFG_B2_SSIZE0_Reserved_31_28#__FCFG_B2_SSIZE0_Reserved_31_28B2_SECT_SIZE_4#_B2_SECT_SIZE_4B2_SECT_SIZE_5#_B2_SECT_SIZE_5B2_SECT_SIZE_6#_B2_SECT_SIZE_6B2_SECT_SIZE_7#_B2_SECT_SIZE_7_FCFG_B2_SSIZE1_Reserved_31_0#z__FCFG_B2_SSIZE1_Reserved_31_0B2_SECT_SIZE_8#_B2_SECT_SIZE_8B2_SECT_SIZE_9#_B2_SECT_SIZE_9B2_SECT_SIZE_10#_B2_SECT_SIZE_10B2_SECT_SIZE_11#_B2_SECT_SIZE_11_FCFG_B2_SSIZE2_Reserved_31_0#z__FCFG_B2_SSIZE2_Reserved_31_0B2_SECT_SIZE_12#_B2_SECT_SIZE_12B2_SECT_SIZE_13#_B2_SECT_SIZE_13B2_SECT_SIZE_14#_B2_SECT_SIZE_14B2_SECT_SIZE_15#_B2_SECT_SIZE_15_FCFG_B2_SSIZE3_Reserved_31_0#z__FCFG_B2_SSIZE3_Reserved_31_0B3_SECT_SIZE_3#_B3_SECT_SIZE_3B3_SECT_SIZE_1#_B3_SECT_SIZE_1B3_SECT_SIZE_2#_B3_SECT_SIZE_2B3_SECT_SIZE_0#_B3_SECT_SIZE_0B3_SECT_SIZE #_B3_SECT_SIZE_FCFG_B3_SSIZE0_Reserved_15_4 #__FCFG_B3_SSIZE0_Reserved_15_4B3_NUM_SECTORS #_B3_NUM_SECTORS_FCFG_B3_SSIZE0_Reserved_31_28#__FCFG_B3_SSIZE0_Reserved_31_28B3_SECT_SIZE_4#_B3_SECT_SIZE_4B3_SECT_SIZE_5#_B3_SECT_SIZE_5B3_SECT_SIZE_6#_B3_SECT_SIZE_6B3_SECT_SIZE_7#_B3_SECT_SIZE_7_FCFG_B3_SSIZE1_Reserved_31_0#z__FCFG_B3_SSIZE1_Reserved_31_0B3_SECT_SIZE_8#_B3_SECT_SIZE_8B3_SECT_SIZE_9#_B3_SECT_SIZE_9B3_SECT_SIZE_10#_B3_SECT_SIZE_10B3_SECT_SIZE_11#_B3_SECT_SIZE_11_FCFG_B3_SSIZE2_Reserved_31_0#z__FCFG_B3_SSIZE2_Reserved_31_0B3_SECT_SIZE_12#_B3_SECT_SIZE_12B3_SECT_SIZE_13#_B3_SECT_SIZE_13B3_SECT_SIZE_14#_B3_SECT_SIZE_14B3_SECT_SIZE_15#_B3_SECT_SIZE_15_FCFG_B3_SSIZE3_Reserved_31_0#z__FCFG_B3_SSIZE3_Reserved_31_0B4_SECT_SIZE_0#_B4_SECT_SIZE_0B4_SECT_SIZE_1#_B4_SECT_SIZE_1B4_SECT_SIZE_2#_B4_SECT_SIZE_2B4_SECT_SIZE_3#_B4_SECT_SIZE_3B4_SECT_SIZE #_B4_SECT_SIZE_FCFG_B4_SSIZE0_Reserved_15_4 #__FCFG_B4_SSIZE0_Reserved_15_4B4_NUM_SECTORS #_B4_NUM_SECTORS_FCFG_B4_SSIZE0_Reserved_31_28#__FCFG_B4_SSIZE0_Reserved_31_28B4_SECT_SIZE_4#_B4_SECT_SIZE_4B4_SECT_SIZE_5#_B4_SECT_SIZE_5B4_SECT_SIZE_6#_B4_SECT_SIZE_6B4_SECT_SIZE_7#_B4_SECT_SIZE_7_FCFG_B4_SSIZE1_Reserved_31_0#z__FCFG_B4_SSIZE1_Reserved_31_0B4_SECT_SIZE_8#_B4_SECT_SIZE_8B4_SECT_SIZE_9#_B4_SECT_SIZE_9B4_SECT_SIZE_10#_B4_SECT_SIZE_10B4_SECT_SIZE_11#_B4_SECT_SIZE_11_FCFG_B4_SSIZE2_Reserved_31_0#z__FCFG_B4_SSIZE2_Reserved_31_0B4_SECT_SIZE_12#_B4_SECT_SIZE_12B4_SECT_SIZE_13#_B4_SECT_SIZE_13B4_SECT_SIZE_14#_B4_SECT_SIZE_14B4_SECT_SIZE_15#_B4_SECT_SIZE_15_FCFG_B4_SSIZE3_Reserved_31_0#z__FCFG_B4_SSIZE3_Reserved_31_0B5_SECT_SIZE_0#_B5_SECT_SIZE_0B5_SECT_SIZE_1#_B5_SECT_SIZE_1B5_SECT_SIZE_2#_B5_SECT_SIZE_2B5_SECT_SIZE_3#_B5_SECT_SIZE_3B5_SECT_SIZE #_B5_SECT_SIZE_FCFG_B5_SSIZE0_Reserved_15_4 #__FCFG_B5_SSIZE0_Reserved_15_4B5_NUM_SECTORS #_B5_NUM_SECTORS_FCFG_B5_SSIZE0_Reserved_31_28#__FCFG_B5_SSIZE0_Reserved_31_28B5_SECT_SIZE_4#_B5_SECT_SIZE_4B5_SECT_SIZE_5#_B5_SECT_SIZE_5B5_SECT_SIZE_6#_B5_SECT_SIZE_6B5_SECT_SIZE_7#_B5_SECT_SIZE_7_FCFG_B5_SSIZE1_Reserved_31_0#z__FCFG_B5_SSIZE1_Reserved_31_0B5_SECT_SIZE_8#_B5_SECT_SIZE_8B5_SECT_SIZE_9#_B5_SECT_SIZE_9B5_SECT_SIZE_10#_B5_SECT_SIZE_10B5_SECT_SIZE_11#_B5_SECT_SIZE_11_FCFG_B5_SSIZE2_Reserved_31_0#z__FCFG_B5_SSIZE2_Reserved_31_0B5_SECT_SIZE_12#_B5_SECT_SIZE_12B5_SECT_SIZE_13#_B5_SECT_SIZE_13B5_SECT_SIZE_14#_B5_SECT_SIZE_14B5_SECT_SIZE_15#_B5_SECT_SIZE_15_FCFG_B5_SSIZE3_Reserved_31_0#z__FCFG_B5_SSIZE3_Reserved_31_0B6_SECT_SIZE_0#_B6_SECT_SIZE_0B6_SECT_SIZE_1#_B6_SECT_SIZE_1B6_SECT_SIZE_2#_B6_SECT_SIZE_2B6_SECT_SIZE_3#_B6_SECT_SIZE_3B6_SECT_SIZE #_B6_SECT_SIZE_FCFG_B6_SSIZE0_Reserved_15_4 #__FCFG_B6_SSIZE0_Reserved_15_4B6_NUM_SECTORS #_B6_NUM_SECTORS_FCFG_B6_SSIZE0_Reserved_31_28#__FCFG_B6_SSIZE0_Reserved_31_28B6_SECT_SIZE_4#_B6_SECT_SIZE_4B6_SECT_SIZE_5#_B6_SECT_SIZE_5B6_SECT_SIZE_6#_B6_SECT_SIZE_6B6_SECT_SIZE_7#_B6_SECT_SIZE_7_FCFG_B6_SSIZE1_Reserved_31_0#z__FCFG_B6_SSIZE1_Reserved_31_0B6_SECT_SIZE_8#_B6_SECT_SIZE_8B6_SECT_SIZE_9#_B6_SECT_SIZE_9B6_SECT_SIZE_10#_B6_SECT_SIZE_10B6_SECT_SIZE_11#_B6_SECT_SIZE_11_FCFG_B6_SSIZE2_Reserved_31_0#z__FCFG_B6_SSIZE2_Reserved_31_0B6_SECT_SIZE_12#_B6_SECT_SIZE_12B6_SECT_SIZE_13#_B6_SECT_SIZE_13B6_SECT_SIZE_14#_B6_SECT_SIZE_14B6_SECT_SIZE_15#_B6_SECT_SIZE_15_FCFG_B6_SSIZE3_Reserved_31_0#z__FCFG_B6_SSIZE3_Reserved_31_0B7_SECT_SIZE_0#_B7_SECT_SIZE_0B7_SECT_SIZE_1#_B7_SECT_SIZE_1B7_SECT_SIZE_2#_B7_SECT_SIZE_2B7_SECT_SIZE_3#_B7_SECT_SIZE_3B7_SECT_SIZE #_B7_SECT_SIZE_FCFG_B7_SSIZE0_Reserved_15_4 #__FCFG_B7_SSIZE0_Reserved_15_4B7_NUM_SECTORS #_B7_NUM_SECTORS_FCFG_B7_SSIZE0_Reserved_31_28#__FCFG_B7_SSIZE0_Reserved_31_28B7_SECT_SIZE_4#_B7_SECT_SIZE_4B7_SECT_SIZE_5#_B7_SECT_SIZE_5B7_SECT_SIZE_6#_B7_SECT_SIZE_6B7_SECT_SIZE_7#_B7_SECT_SIZE_7_FCFG_B7_SSIZE1_Reserved_31_0#z__FCFG_B7_SSIZE1_Reserved_31_0B7_SECT_SIZE_8#_B7_SECT_SIZE_8B7_SECT_SIZE_9#_B7_SECT_SIZE_9B7_SECT_SIZE_10#_B7_SECT_SIZE_10B7_SECT_SIZE_11#_B7_SECT_SIZE_11_FCFG_B7_SSIZE2_Reserved_31_0#z__FCFG_B7_SSIZE2_Reserved_31_0B7_SECT_SIZE_12#_B7_SECT_SIZE_12B7_SECT_SIZE_13#_B7_SECT_SIZE_13B7_SECT_SIZE_14#_B7_SECT_SIZE_14B7_SECT_SIZE_15#_B7_SECT_SIZE_15_FCFG_B7_SSIZE3_Reserved_31_0#z__FCFG_B7_SSIZE3_Reserved_31_0 m_poTiOtpBaseAddress#^_m_poTiOtpBaseAddressm_poFlashControlRegisters# _m_poFlashControlRegistersm_u8MainBankWidth#7_m_u8MainBankWidthm_u8EeBankWidth#7_m_u8EeBankWidthm_u8MainEccWidth#7_m_u8MainEccWidthm_u8EeEccWidth#7_m_u8EeEccWidthm_u8CurrentRwait#7_m_u8CurrentRwaitm_u8CurrentEwait# 7_m_u8CurrentEwaitm_u16HclkFrequency# _m_u16HclkFrequencyFapi_InitStructρBx_START_ADDR_15_0#_Bx_START_ADDR_15_0Bx_START_ADDR_23_16#_Bx_START_ADDR_23_16Bx_MUX_FACTOR#_Bx_MUX_FACTORBx_MAX_SECTOR#_Bx_MAX_SECTORBx_SECT_SIZE_0#_Bx_SECT_SIZE_0Bx_SECT_SIZE_1#_Bx_SECT_SIZE_1Bx_SECT_SIZE_2#_Bx_SECT_SIZE_2Bx_SECT_SIZE_3#_Bx_SECT_SIZE_3Bx_SECT_SIZE #_Bx_SECT_SIZE_FCFG_Bx_SSIZE0_Reserved_15_4 #__FCFG_Bx_SSIZE0_Reserved_15_4Bx_NUM_SECTORS #_Bx_NUM_SECTORS_FCFG_Bx_SSIZE0_Reserved_31_28#__FCFG_Bx_SSIZE0_Reserved_31_28Bx_SECT_SIZE_4#_Bx_SECT_SIZE_4Bx_SECT_SIZE_5#_Bx_SECT_SIZE_5Bx_SECT_SIZE_6#_Bx_SECT_SIZE_6Bx_SECT_SIZE_7#_Bx_SECT_SIZE_7_FCFG_Bx_SSIZE1_Reserved_31_0#z__FCFG_Bx_SSIZE1_Reserved_31_0Bx_SECT_SIZE_8#_Bx_SECT_SIZE_8Bx_SECT_SIZE_9#_Bx_SECT_SIZE_9Bx_SECT_SIZE_10#_Bx_SECT_SIZE_10Bx_SECT_SIZE_11#_Bx_SECT_SIZE_11_FCFG_Bx_SSIZE2_Reserved_31_0#z__FCFG_Bx_SSIZE2_Reserved_31_0Bx_SECT_SIZE_12#_Bx_SECT_SIZE_12Bx_SECT_SIZE_13#_Bx_SECT_SIZE_13Bx_SECT_SIZE_14#_Bx_SECT_SIZE_14Bx_SECT_SIZE_15#_Bx_SECT_SIZE_15_FCFG_Bx_SSIZE3_Reserved_31_0#z__FCFG_Bx_SSIZE3_Reserved_31_0`OTP_VALUE#_OTP_VALUEau8OtpWord#W_au8OtpWordau16OtpWord#-_au16OtpWordau32OtpWord#_au32OtpWordFapi_TiOtpBytesType D oDeviceInfoTemp#_oDeviceInfoTempau32DeviceInfo#_au32DeviceInfo+d)Fapi_DeviceInfoUnionEEPROM_CONFIGu32Register#z_u32RegisterEEPROM_CONFIG_BITS#-T_EEPROM_CONFIG_BITSFADDRu32Register#z_u32RegisterFBACu32Register#z_u32RegisterFBAC_BITS#_FBAC_BITSFBAC1u32Register#z_u32RegisterFBAC1_BITS#!_FBAC1_BITSFBAC2u32Register#z_u32RegisterFBAC2_BITS#B"_FBAC2_BITSFBBUSYu32Register#z_u32RegisterFBPROT_BITS# _FBPROT_BITSFBFALLBACKu32Register#z_u32RegisterFBFALLBACK_BITS#!_FBFALLBACK_BITSFBMODEu32Register#z_u32RegisterFBMODE_BITS#_7_FBMODE_BITSFBPRDYu32Register#z_u32RegisterFBPRDY_BITS# _FBPRDY_BITSFBPROTu32Register#z_u32RegisterFBPROT_BITS#%_FBPROT_BITSFBSEu32Register#z_u32RegisterFBSE_BITS#_FBSE_BITSFBSTROBESu32Register#z_u32RegisterFBSTROBES_BITS#;4_FBSTROBES_BITSFCFG_B0_SSIZE0u32Register#z_u32RegisterFCFG_B0_SSIZE0_STD_BITS#^_FCFG_B0_SSIZE0_STD_BITSFCFG_B0_SSIZE0_FLEE_BITS#^_FCFG_B0_SSIZE0_FLEE_BITSFCFG_B0_SSIZE1u32Register#z_u32RegisterFCFG_B0_SSIZE1_STD_BITS#__FCFG_B0_SSIZE1_STD_BITSFCFG_B0_SSIZE1_FLEE_BITS#J`_FCFG_B0_SSIZE1_FLEE_BITSFCFG_B0_SSIZE2u32Register#z_u32RegisterFCFG_B0_SSIZE2_STD_BITS#`_FCFG_B0_SSIZE2_STD_BITSFCFG_B0_SSIZE2_FLEE_BITS#Ba_FCFG_B0_SSIZE2_FLEE_BITSFCFG_B0_SSIZE3u32Register#z_u32RegisterFCFG_B0_SSIZE3_STD_BITS#a_FCFG_B0_SSIZE3_STD_BITSFCFG_B0_SSIZE3_FLEE_BITS#>b_FCFG_B0_SSIZE3_FLEE_BITSFCFG_B0_STARTu32Register#z_u32RegisterFCFG_B0_START_BITS#GX_FCFG_B0_START_BITSFCFG_B1_SSIZE0u32Register#z_u32RegisterFCFG_B1_SSIZE0_STD_BITS#b_FCFG_B1_SSIZE0_STD_BITSFCFG_B1_SSIZE0_FLEE_BITS#2c_FCFG_B1_SSIZE0_FLEE_BITSFCFG_B1_SSIZE1u32Register#z_u32RegisterFCFG_B1_SSIZE1_STD_BITS#d_FCFG_B1_SSIZE1_STD_BITSFCFG_B1_SSIZE1_FLEE_BITS#d_FCFG_B1_SSIZE1_FLEE_BITSFCFG_B1_SSIZE2u32Register#z_u32RegisterFCFG_B1_SSIZE2_STD_BITS# e_FCFG_B1_SSIZE2_STD_BITSFCFG_B1_SSIZE2_FLEE_BITS#e_FCFG_B1_SSIZE2_FLEE_BITSFCFG_B1_SSIZE3u32Register#z_u32RegisterFCFG_B1_SSIZE3_STD_BITS#f_FCFG_B1_SSIZE3_STD_BITSFCFG_B1_SSIZE3_FLEE_BITS#f_FCFG_B1_SSIZE3_FLEE_BITSFCFG_B1_STARTu32Register#z_u32RegisterFCFG_B1_START_BITS#Y_FCFG_B1_START_BITSFCFG_B2_SSIZE0u32Register#z_u32RegisterFCFG_B2_SSIZE0_STD_BITS#f_FCFG_B2_SSIZE0_STD_BITSFCFG_B2_SSIZE0_FLEE_BITS#g_FCFG_B2_SSIZE0_FLEE_BITSFCFG_B2_SSIZE1u32Register#z_u32RegisterFCFG_B2_SSIZE1_STD_BITS#h_FCFG_B2_SSIZE1_STD_BITSFCFG_B2_SSIZE1_FLEE_BITS#:i_FCFG_B2_SSIZE1_FLEE_BITSFCFG_B2_SSIZE2u32Register#z_u32RegisterFCFG_B2_SSIZE2_STD_BITS#i_FCFG_B2_SSIZE2_STD_BITSFCFG_B2_SSIZE2_FLEE_BITS#2j_FCFG_B2_SSIZE2_FLEE_BITSFCFG_B2_SSIZE3u32Register#z_u32RegisterFCFG_B2_SSIZE3_STD_BITS#{j_FCFG_B2_SSIZE3_STD_BITSFCFG_B2_SSIZE3_FLEE_BITS#.k_FCFG_B2_SSIZE3_FLEE_BITSFCFG_B2_STARTu32Register#z_u32RegisterFCFG_B2_START_BITS#Y_FCFG_B2_START_BITSFCFG_B3_SSIZE0u32Register#z_u32RegisterFCFG_B3_SSIZE0_STD_BITS#wk_FCFG_B3_SSIZE0_STD_BITSFCFG_B3_SSIZE0_FLEE_BITS#"l_FCFG_B3_SSIZE0_FLEE_BITSFCFG_B3_SSIZE1u32Register#z_u32RegisterFCFG_B3_SSIZE1_STD_BITS#m_FCFG_B3_SSIZE1_STD_BITSFCFG_B3_SSIZE1_FLEE_BITS#m_FCFG_B3_SSIZE1_FLEE_BITSFCFG_B3_SSIZE2u32Register#z_u32RegisterFCFG_B3_SSIZE2_STD_BITS#m_FCFG_B3_SSIZE2_STD_BITSFCFG_B3_SSIZE2_FLEE_BITS#n_FCFG_B3_SSIZE2_FLEE_BITSFCFG_B3_SSIZE3u32Register#z_u32RegisterFCFG_B3_SSIZE3_STD_BITS#n_FCFG_B3_SSIZE3_STD_BITSFCFG_B3_SSIZE3_FLEE_BITS#o_FCFG_B3_SSIZE3_FLEE_BITSFCFG_B3_STARTu32Register#z_u32RegisterFCFG_B3_START_BITS#rZ_FCFG_B3_START_BITSFCFG_B4_SSIZE0u32Register#z_u32RegisterFCFG_B4_SSIZE0_STD_BITS#o_FCFG_B4_SSIZE0_STD_BITSFCFG_B4_SSIZE0_FLEE_BITS#p_FCFG_B4_SSIZE0_FLEE_BITSFCFG_B4_SSIZE1u32Register#z_u32RegisterFCFG_B4_SSIZE1_STD_BITS#q_FCFG_B4_SSIZE1_STD_BITSFCFG_B4_SSIZE1_FLEE_BITS#*r_FCFG_B4_SSIZE1_FLEE_BITSFCFG_B4_SSIZE2u32Register#z_u32RegisterFCFG_B4_SSIZE2_STD_BITS#sr_FCFG_B4_SSIZE2_STD_BITSFCFG_B4_SSIZE2_FLEE_BITS#"s_FCFG_B4_SSIZE2_FLEE_BITSFCFG_B4_SSIZE3u32Register#z_u32RegisterFCFG_B4_SSIZE3_STD_BITS#ks_FCFG_B4_SSIZE3_STD_BITSFCFG_B4_SSIZE3_FLEE_BITS#t_FCFG_B4_SSIZE3_FLEE_BITSFCFG_B4_STARTu32Register#z_u32RegisterFCFG_B4_START_BITS#+[_FCFG_B4_START_BITSFCFG_B5_SSIZE0u32Register#z_u32RegisterFCFG_B5_SSIZE0_STD_BITS#gt_FCFG_B5_SSIZE0_STD_BITSFCFG_B5_SSIZE0_FLEE_BITS#u_FCFG_B5_SSIZE0_FLEE_BITSFCFG_B5_SSIZE1u32Register#z_u32RegisterFCFG_B5_SSIZE1_STD_BITS#u_FCFG_B5_SSIZE1_STD_BITSFCFG_B5_SSIZE1_FLEE_BITS#v_FCFG_B5_SSIZE1_FLEE_BITSFCFG_B5_SSIZE2u32Register#z_u32RegisterFCFG_B5_SSIZE2_STD_BITS#v_FCFG_B5_SSIZE2_STD_BITSFCFG_B5_SSIZE2_FLEE_BITS#w_FCFG_B5_SSIZE2_FLEE_BITSFCFG_B5_SSIZE3u32Register#z_u32RegisterFCFG_B5_SSIZE3_STD_BITS#w_FCFG_B5_SSIZE3_STD_BITSFCFG_B5_SSIZE3_FLEE_BITS#x_FCFG_B5_SSIZE3_FLEE_BITSFCFG_B5_STARTu32Register#z_u32RegisterFCFG_B5_START_BITS#[_FCFG_B5_START_BITSFCFG_B6_SSIZE0u32Register#z_u32RegisterFCFG_B6_SSIZE0_STD_BITS#x_FCFG_B6_SSIZE0_STD_BITSFCFG_B6_SSIZE0_FLEE_BITS#y_FCFG_B6_SSIZE0_FLEE_BITSFCFG_B6_SSIZE1u32Register#z_u32RegisterFCFG_B6_SSIZE1_STD_BITS#oz_FCFG_B6_SSIZE1_STD_BITSFCFG_B6_SSIZE1_FLEE_BITS#{_FCFG_B6_SSIZE1_FLEE_BITSFCFG_B6_SSIZE2u32Register#z_u32RegisterFCFG_B6_SSIZE2_STD_BITS#c{_FCFG_B6_SSIZE2_STD_BITSFCFG_B6_SSIZE2_FLEE_BITS#|_FCFG_B6_SSIZE2_FLEE_BITSFCFG_B6_SSIZE3u32Register#z_u32RegisterFCFG_B6_SSIZE3_STD_BITS#[|_FCFG_B6_SSIZE3_STD_BITSFCFG_B6_SSIZE3_FLEE_BITS#}_FCFG_B6_SSIZE3_FLEE_BITSFCFG_B6_STARTu32Register#z_u32RegisterFCFG_B6_START_BITS#\_FCFG_B6_START_BITSFCFG_B7_SSIZE0u32Register#z_u32RegisterFCFG_B7_SSIZE0_STD_BITS#W}_FCFG_B7_SSIZE0_STD_BITSFCFG_B7_SSIZE0_FLEE_BITS#~_FCFG_B7_SSIZE0_FLEE_BITSFCFG_B7_SSIZE1u32Register#z_u32RegisterFCFG_B7_SSIZE1_STD_BITS#~_FCFG_B7_SSIZE1_STD_BITSFCFG_B7_SSIZE1_FLEE_BITS#_FCFG_B7_SSIZE1_FLEE_BITSFCFG_B7_SSIZE2u32Register#z_u32RegisterFCFG_B7_SSIZE2_STD_BITS#_FCFG_B7_SSIZE2_STD_BITSFCFG_B7_SSIZE2_FLEE_BITS#_FCFG_B7_SSIZE2_FLEE_BITSFCFG_B7_SSIZE3u32Register#z_u32RegisterFCFG_B7_SSIZE3_STD_BITS#Ӏ_FCFG_B7_SSIZE3_STD_BITSFCFG_B7_SSIZE3_FLEE_BITS#_FCFG_B7_SSIZE3_FLEE_BITSFCFG_B7_STARTu32Register#z_u32RegisterFCFG_B7_START_BITS#V]_FCFG_B7_START_BITSFCFG_BANKu32Register#z_u32RegisterFCFG_BANK_BITS#(U_FCFG_BANK_BITSFCFG_BNK_TYPEu32Register#z_u32RegisterFCFG_BNK_TYPE_BITS#dW_FCFG_BNK_TYPE_BITSFCFG_Bx_SSIZE0u32Register#z_u32RegisterFCFG_Bx_SSIZE0_STD_BITS#G_FCFG_Bx_SSIZE0_STD_BITSFCFG_Bx_SSIZE0_FLEE_BITS#_FCFG_Bx_SSIZE0_FLEE_BITSFCFG_Bx_SSIZE1u32Register#z_u32RegisterFCFG_Bx_SSIZE1_STD_BITS#ׅ_FCFG_Bx_SSIZE1_STD_BITSFCFG_Bx_SSIZE1_FLEE_BITS#_FCFG_Bx_SSIZE1_FLEE_BITSFCFG_Bx_SSIZE2u32Register#z_u32RegisterFCFG_Bx_SSIZE2_STD_BITS#ˆ_FCFG_Bx_SSIZE2_STD_BITSFCFG_Bx_SSIZE2_FLEE_BITS#z_FCFG_Bx_SSIZE2_FLEE_BITSFCFG_Bx_SSIZE3u32Register#z_u32RegisterFCFG_Bx_SSIZE3_STD_BITS#Ç_FCFG_Bx_SSIZE3_STD_BITSFCFG_Bx_SSIZE3_FLEE_BITS#v_FCFG_Bx_SSIZE3_FLEE_BITSFCFG_Bx_STARTu32Register#z_u32RegisterFCFG_Bx_START_BITS#_FCFG_Bx_START_BITSFcfgBxStartType5FCFG_WRAPPERu32Register#z_u32RegisterFCFG_WRAPPER_BITS#U_FCFG_WRAPPER_BITSFCLKTRIMu32Register#z_u32RegisterFCLKTRIM_BITS#1_FCLKTRIM_BITSFCOR_ERR_ADDu32Register#z_u32RegisterFCOR_ERR_CNTu32Register#z_u32RegisterFCOR_ERR_CNT_BITS#a_FCOR_ERR_CNT_BITSFCOR_ERR_POSu32Register#z_u32RegisterFCOR_ERR_POS_BITS#_FCOR_ERR_POS_BITSFDIAGCTRLu32Register#z_u32RegisterFDIAGCTRL_BITS#f&_FDIAGCTRL_BITSFEDACCTRL1u32Register#z_u32RegisterFEDACCTRL1_BITS#_FEDACCTRL1_BITSFEDACCTRL2u32Register#z_u32RegisterFEDACCTRL2_BITS#_FEDACCTRL2_BITSFEDACSDISu32Register#z_u32RegisterFEDACSDIS_BITS#_FEDACSDIS_BITSFEDACSDIS2u32Register#z_u32RegisterFEDACSDIS2_BITS#2_FEDACSDIS2_BITSFEDACSTATUSu32Register#z_u32RegisterFEDACSTATUS_BITS#_FEDACSTATUS_BITSFEFUSECTRLu32Register#z_u32RegisterFEFUSE_BITS#._FEFUSE_BITSFEFUSEDATAu32Register#z_u32RegisterFEFUSESTATu32Register#z_u32RegisterFEFUSESTAT_BITS#U0_FEFUSESTAT_BITSFEMU_ADDRu32Register#z_u32RegisterFEMU_ADDR_BITS#%_FEMU_ADDR_BITSFEMU_DLSWu32Register#z_u32RegisterFEMU_DMSWu32Register#z_u32RegisterFEMU_ECCu32Register#z_u32RegisterFEMU_ECC_BITS#$_FEMU_ECC_BITSFLOCKu32Register#z_u32RegisterFLOCK_BITS#~%_FLOCK_BITSFMACu32Register#z_u32RegisterFMAC_BITS#"_FMAC_BITS FMC_BANK_CONFIGPFcfgBxStart#_FcfgBxStartFcfgBxSSize#3_FcfgBxSSize+)FFapi_FmcBankConfigTypeK P FMC_Bx_SSIZEFcfgBxSsize0#_FcfgBxSsize0FcfgBxSsize1#7_FcfgBxSsize1FcfgBxSsize2#_FcfgBxSsize2FcfgBxSsize3#_FcfgBxSsize3+s)FcfgBxSSizeType@ FMC_REGISTERSXFrdCntl#_FrdCntlFsPrd#_FsPrdFedAcCtrl1#_FedAcCtrl1FedAcCtrl2#_FedAcCtrl2FcorErrCnt#_FcorErrCntFcorErrAdd# l_FcorErrAddFcorErrPos# _FcorErrPosFedAcStatus#_FedAcStatusFuncErrAdd#_FuncErrAddFedAcsDis#i_FedAcsDisFprimAddTag#f_FprimAddTagFreduAddTag#'_FreduAddTagFbprot#_FbprotFbse#܌_FbseFbbusy#J_FbbusyFbac#l_FbacFbfallback# _FbfallbackFbprdy#"@_FbprdyFbac1#$_Fbac1Fbac2#&_Fbac2Fmac#(_FmacFmStat#*m_FmStatFemuDmsw#,ٮ_FemuDmswFemuDlsw#._FemuDlswFemuEcc#0_FemuEccFlock#2\_FlockFemuAddr#4S_FemuAddrFdiagCtrl#6^_FdiagCtrlFrawDatah#8 _FrawDatahFrawDatal#:P_FrawDatalFrawEcc#<_FrawEccFparOvr#>_FparOvrFvreadct#@b_FvreadctFvhvct1#B!_Fvhvct1Fvhvct2#Dr_Fvhvct2Fvhvct3#F_Fvhvct3Fvnvct#H_FvnvctFvslp#J_FvslpFvwlct#L_FvwlctFefuseCtrl#Nw_FefuseCtrlFefuseStat#P_FefuseStatFefuseData#Rɭ_FefuseDataFseqPmp#T_FseqPmpFclkTrim#V_FclkTrim_Reserved_B0#Xz__Reserved_B0_Reserved_B4_BC#Z__Reserved_B4_BCFedAcsDis2#`_FedAcsDis2_Reserved_C4_FC#b__Reserved_C4_FCFbstrobes#$_FbstrobesFpstrobes#_FpstrobesFbmode#_FbmodeFtcr#Y_FtcrFaddr#A_FaddrFpmtCtrl#_FpmtCtrlPbistCtrl#W_PbistCtrlFtctrl#_FtctrlFwpwrite0#O_Fwpwrite0Fwpwrite1#~_Fwpwrite1Fwpwrite2#_Fwpwrite2Fwpwrite3#_Fwpwrite3Fwpwrite4# _Fwpwrite4Fwpwrite5#:_Fwpwrite5Fwpwrite6#i_Fwpwrite6Fwpwrite7#_Fwpwrite7FwpwriteEcc#_FwpwriteEccFswstat#_Fswstat_Reserved_148_1FC#__Reserved_148_1FCFsmGlbctrl#_FsmGlbctrlFsmState#c_FsmStateFsmStatus#_FsmStatusFsmCommand#_FsmCommandFsmPeOsu#_FsmPeOsuFsmVstat# _FsmVstatFsmPeVsu#B_FsmPeVsuFsmCmpVsu#_FsmCmpVsuFsmExVal#_FsmExValFsmRdH#_FsmRdHFsmPOh#8_FsmPOhFsmEraOh#_FsmEraOhFsmSavPul#I_FsmSavPulFsmPeVh#_FsmPeVh_Reserved_238_23C#__Reserved_238_23CFsmPrgPw#~_FsmPrgPwFsmEraPw#_FsmEraPw_Reserved_248_250#__Reserved_248_250FsmSavEraPul#_FsmSavEraPulFsmTimer#_FsmTimerFsmMode#=_FsmModeFsmPgm#_FsmPgmFsmEra#_FsmEraFsmPrgPul#!_FsmPrgPulFsmEraPul#j_FsmEraPulFsmStepSize#_FsmStepSizeFsmPulCntr#_FsmPulCntrFsmEcStepHeightSize#M_FsmEcStepHeightSizeFsmStMachine#w_FsmStMachine_Reserved_280_284#__Reserved_280_284FsmWrEna#c_FsmWrEnaFsmAccPp#5_FsmAccPpFsmAccEp#_FsmAccEp_Reserved_294_29C#__Reserved_294_29CFsmAddr#e_FsmAddrFsmSector#_FsmSectorFmcRevId#_FmcRevIdFsmErrAddr#_FsmErrAddrFsmAPgmMaxPul#_FsmAPgmMaxPulFsmExecute#)_FsmExecuteEepromConfig#މ_EepromConfig_Reserved_2BC#z__Reserved_2BCFsmSector1#_FsmSector1FsmSector2#2_FsmSector2_Reserved_2C8_3FC#__Reserved_2C8_3FCFcfgBank#ӥ_FcfgBankFcfgWrapper#_FcfgWrapperFcfgBnkType#*_FcfgBnkType_Reserved_40C#z__Reserved_40CFcfgB0Start##_FcfgB0StartFcfgB1Start#._FcfgB1StartFcfgB2Start#9_FcfgB2StartFcfgB3Start#D_FcfgB3StartFcfgB4Start#O_FcfgB4StartFcfgB5Start#Z_FcfgB5StartFcfgB6Start#e_FcfgB6StartFcfgB7Start#p_FcfgB7StartFcfgB0Ssize0#{_FcfgB0Ssize0FcfgB0Ssize1#%_FcfgB0Ssize1FcfgB0Ssize2#ώ_FcfgB0Ssize2FcfgB0Ssize3#y_FcfgB0Ssize3FcfgB1Ssize0#_FcfgB1Ssize0FcfgB1Ssize1#0_FcfgB1Ssize1FcfgB1Ssize2#ڑ_FcfgB1Ssize2FcfgB1Ssize3#_FcfgB1Ssize3FcfgB2Ssize0#_FcfgB2Ssize0FcfgB2Ssize1#;_FcfgB2Ssize1FcfgB2Ssize2#_FcfgB2Ssize2FcfgB2Ssize3#_FcfgB2Ssize3FcfgB3Ssize0#_FcfgB3Ssize0FcfgB3Ssize1#F_FcfgB3Ssize1FcfgB3Ssize2#_FcfgB3Ssize2FcfgB3Ssize3#_FcfgB3Ssize3FcfgB4Ssize0#_FcfgB4Ssize0FcfgB4Ssize1#Q_FcfgB4Ssize1FcfgB4Ssize2#_FcfgB4Ssize2FcfgB4Ssize3#_FcfgB4Ssize3FcfgB5Ssize0#_FcfgB5Ssize0FcfgB5Ssize1#\_FcfgB5Ssize1FcfgB5Ssize2#_FcfgB5Ssize2FcfgB5Ssize3#_FcfgB5Ssize3FcfgB6Ssize0#_FcfgB6Ssize0FcfgB6Ssize1#g_FcfgB6Ssize1FcfgB6Ssize2#_FcfgB6Ssize2FcfgB6Ssize3#_FcfgB6Ssize3FcfgB7Ssize0#Ȣ_FcfgB7Ssize0FcfgB7Ssize1#r_FcfgB7Ssize1FcfgB7Ssize2#_FcfgB7Ssize2FcfgB7Ssize3#Ƥ_FcfgB7Ssize3+=)Fapi_FmcRegistersType FMC_REV_IDu32Register#z_u32RegisterFMC_REV_ID_BITS#R_FMC_REV_ID_BITSFMSTATu32Register#z_u32RegisterFMSTAT_BITS##_FMSTAT_BITSFPAR_OVRu32Register#z_u32RegisterFPAR_OVR_BITS#(_FPAR_OVR_BITSFPMT_CTRLu32Register#z_u32RegisterFPMT_CTRL_BITS#o8_FPMT_CTRL_BITSFPRIM_ADD_TAGu32Register#z_u32RegisterFPRIM_ADD_TAG_BITS#_FPRIM_ADD_TAG_BITSFPSTROBESu32Register#z_u32RegisterFPSTROBES_BITS#>6_FPSTROBES_BITSFRAW_DATAHu32Register#z_u32RegisterFRAW_DATALu32Register#z_u32RegisterFRAW_ECCu32Register#z_u32RegisterFRAW_ECC_BITS#Q(_FRAW_ECC_BITSFRDCNTLu32Register#z_u32RegisterFRDCNTRL_BITS#_FRDCNTRL_BITSFREDU_ADD_TAGu32Register#z_u32RegisterFREDU_ADD_TAG_BITS#x_FREDU_ADD_TAG_BITSFSEQPMPu32Register#z_u32RegisterFSEQPMP_BITS#0_FSEQPMP_BITSFSM_ACC_EPu32Register#z_u32RegisterFSM_ACC_EP_BITS#Q_FSM_ACC_EP_BITSFSM_ACC_PPu32Register#z_u32RegisterFSM_ADDRu32Register#z_u32RegisterFSM_CMP_VSUu32Register#z_u32RegisterFSM_CMP_VSU_BITS#DB_FSM_CMP_VSU_BITSFSM_COMMANDu32Register#z_u32RegisterFSM_COMMAND_BITS#@_FSM_COMMAND_BITSFSM_EC_STEP_HEIGHTu32Register#z_u32RegisterFSM_EC_STEP_HEIGHT_BITS#M_FSM_EC_STEP_HEIGHT_BITSFSM_ERAu32Register#z_u32RegisterFSM_ERA_BITS#+I_FSM_ERA_BITSFSM_ERA_OHu32Register#z_u32RegisterFSM_ERA_OH_BITS#pD_FSM_ERA_OH_BITSFSM_ERA_PULu32Register#z_u32RegisterFSM_ERA_PUL_BITS#J_FSM_ERA_PUL_BITSFSM_ERA_PWu32Register#z_u32RegisterFSM_ERR_ADDRu32Register#z_u32RegisterFSM_EXECUTEu32Register#z_u32RegisterFSM_EXECUTE_BITS#\S_FSM_EXECUTE_BITSFSM_EX_VALu32Register#z_u32RegisterFSM_EX_VAL_BITS#B_FSM_EX_VAL_BITSFSM_GLBCTRLu32Register#z_u32RegisterFSM_GLBCTRL_BITS#<_FSM_GLBCTRL_BITSFSM_MODEu32Register#z_u32RegisterFSM_MODE_BITS##G_FSM_MODE_BITSFSM_PE_OSUu32Register#z_u32RegisterFSM_PE_OSU_BITS#@_FSM_PE_OSU_BITSFSM_PE_VHu32Register#z_u32RegisterFSM_PE_VH_BITS#~E_FSM_PE_VH_BITSFSM_PE_VSUu32Register#z_u32RegisterFSM_PE_VSU_BITS#A_FSM_PE_VSU_BITSFSM_PGMu32Register#z_u32RegisterFSM_PGM_BITS#`H_FSM_PGM_BITSFSM_PGM_MAXPULu32Register#z_u32RegisterFSM_PRG_PULu32Register#z_u32RegisterFSM_PRG_PUL_BITS#I_FSM_PRG_PUL_BITSFSM_PRG_PWu32Register#z_u32RegisterFSM_PRG_PW_BITS#E_FSM_PRG_PW_BITSFSM_PUL_CNTRu32Register#z_u32RegisterFSM_PUL_CNTR_BITS#=L_FSM_PUL_CNTR_BITSFSM_P_OHu32Register#z_u32RegisterFSM_P_OH_BITS#C_FSM_P_OH_BITSFSM_RD_Hu32Register#z_u32RegisterFSM_RD_H_BITS#BC_FSM_RD_H_BITSFSM_SAV_ERA_PULu32Register#z_u32RegisterFSM_SAV_ERA_PUL_BITS#dF_FSM_SAV_ERA_PUL_BITSFSM_SAV_PPULu32Register#z_u32RegisterFSM_SAV_PUL_BITS#D_FSM_SAV_PUL_BITSFSM_SECTORu32Register#z_u32RegisterFSM_SECTOR_BITS#8R_FSM_SECTOR_BITSFSM_SECTOR1u32Register#z_u32RegisterFSM_SECTOR2u32Register#z_u32RegisterFSM_STATEu32Register#z_u32RegisterFSM_STATE_BITS#=_FSM_STATE_BITSFSM_STATUSu32Register#z_u32RegisterFSM_STATUS_BITS#!?_FSM_STATUS_BITSFSM_STEP_SIZEu32Register#z_u32RegisterFSM_STEP_SIZE_BITS#K_FSM_STEP_SIZE_BITSFSM_ST_MACHINEu32Register#z_u32RegisterFSM_ST_MACHINE_BITS#M_FSM_ST_MACHINE_BITSFSM_TIMERu32Register#z_u32RegisterFSM_VSTATu32Register#z_u32RegisterFSM_VSTAT_BITS#$A_FSM_VSTAT_BITSFSM_WR_ENAu32Register#z_u32RegisterFSM_WR_ENA_BITS#8Q_FSM_WR_ENA_BITSFSPRDu32Register#z_u32RegisterFSPRD_BITS#F_FSPRD_BITSFSWSTATu32Register#z_u32RegisterFSWSTAT_BITS#X<_FSWSTAT_BITSFTCRu32Register#z_u32RegisterFTCR_BITS#7_FTCR_BITSFTCTRLu32Register#z_u32RegisterFTCTRL_BITS#E:_FTCTRL_BITSFUNC_ERR_ADDu32Register#z_u32RegisterFVHVCT1u32Register#z_u32RegisterFVHVCT1_BITS#|*_FVHVCT1_BITSFVHVCT2u32Register#z_u32RegisterFVHVCT2_BITS#1+_FVHVCT2_BITSFVHVCT3u32Register#z_u32RegisterFVHVCT3_BITS#+_FVHVCT3_BITSFVNVCTu32Register#z_u32RegisterFVNVCT_BITS#,_FVNVCT_BITSFVREADCTu32Register#z_u32RegisterFVREADCT_BITS#)_FVREADCT_BITSFVSLPu32Register#z_u32RegisterFVSLP_BITS#~-_FVSLP_BITSFVWLCTu32Register#z_u32RegisterFVWLCT_BITS# ._FVWLCT_BITSFWPWRITE0u32Register#z_u32RegisterFWPWRITE1u32Register#z_u32RegisterFWPWRITE2u32Register#z_u32RegisterFWPWRITE3u32Register#z_u32RegisterFWPWRITE4u32Register#z_u32RegisterFWPWRITE5u32Register#z_u32RegisterFWPWRITE6u32Register#z_u32RegisterFWPWRITE7u32Register#z_u32RegisterFWPWRITE_ECCu32Register#z_u32RegisterFWPWRITE_ECC_BITS#;_FWPWRITE_ECC_BITSFWPWRITE_ECC_BYTES#;_FWPWRITE_ECC_BYTESPBIST_CTRLu32Register#z_u32RegisterPBIST_CTRL_BITS#9_PBIST_CTRL_BITSboolsigned charunsigned charwchar_tshortunsigned shortintunsigned intuint16+)#0(/uint87+7)M`R_longunsigned longuint32i zzz\z-zzM z+z)0long longunsigned long longfloatdoublelong double,PAL,QAH,RPL,SPH,dSP,eXT,fT,gST0,hST1,iPC,jRPC,lFP,mDP,nSXM,oPM, OVM,!PAGE0,"AMODE,#INTM,$IFR,%IER,&V,LPSEUDOH,MVOL,TAR0,VAR1,XAR2,ZAR3,\AR4,^AR5,`AR6,aXAR6,bAR7,cXAR7,UXAR0,WXAR1,YXAR2,[XAR3,]XAR4,_XAR5,+R0HL,,R0H,/R1HL,0R1H,3R2HL,4R2H,7R3HL,8R3H,;R4HL, o q  o o? o  o ? o  =1U C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/Commands/Read/BlankCheck.c !SAxAA/A1xQ C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/Utilities.c[; <9ON ON'F%X;Q&=N&M (%;N+%TbaNG::&͉;< ; Q B)Q&{ C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/Init.cʷ TlD̞# C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/FlashStateMachine.c.& !{{ghm !LI J! "K& !!)U^|"7 q 7I!k *6K>9-58T! !r!$iꐐTK6{qqq7@@JJqq^?A.|  ?8 C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/WrapperSpecific/Concerto/Program.c@%! 9D {{3z C9BCC#D{{{$C%CC!{CCD {~   ~      ~      1z O~1   |   E    C   C2z  {C  CERQ2 C C:/C2000F021FlashAPI/cs30_f021_flashapi/SopranoEarlyAPIForEarlyNFL/F021DEV_C2000/API/Source/Fapi/WrapperSpecific/Concerto/FlashStateMachine.cK l  SmR boot28.inc a]]_]^aa]o]^]]]]]]^]]]]^]]]^]]^]c_]]]]_]]]]j^) exit.c@.3=aade { ll_aox28.inc@!L)X\ R ll_cmp28.inc ]^]]^^^ ]]]^^5{ memcpy.c1 Y4 /tmp/TI_MKLIB2reZvq/SRC/string.hT -(,fWR _lock.cv>z9~1L args_main.c t % J@@v"vvL""""" ##$$&&&&&& &@&&&&&(((((( ***..00002224466889:<<<<>>>>>> >@>vMvi"vvL"$&(*.02468:<>vMvi"vv%UP%%P%vi"vv)AAhP)viD}C|BAvHA`B`C`D"?baAa o@v o@v o@voAaRaRa"vvHB`C"a"B̀CR`B̀R`D?Ra"?"o"?"dwD"?"viD}C|BAvHA `B`C`D$da o@v o@v o@voAaRaRaBvH `Ca"v$B̀Cv R`VEo"vE$$vE D$aVi@vrDvH$`"vvi"vvvvi"vvHPvi"vvHvi"vvHPvi"vvH vi"vvH P vi"vvH P vi"vvM6v!vi"vvM6P6v!vi@v&@v/.FEDBG+v" J" L" N$O&PRTVXZ\VE]F^D`rbc+d+e+hi+lnB0B"(ДR%O'POBަROUZsR ]O]RiG(sRR ^RP)B^ iG(sR ]]^TG(B fBiG(B0 fB8iG(B0 fB8iG(ĒnnB fBiG(BfB  fBfB  isRG(oVsGV@v.@vmsv" R" v"BДsRR)@lElTl\T\h`L\`~\\T\gv"ДRtsRqR)BVs ]RTTB Xo^VXBfB hB ChoBfBhBCqhi+V\X\1ihĒc\bǒdcNVd̖Vio\bbeiRNVde̖i+oNVce̖\\X\f@v.v"ДR" Gv @vv FHFĬ( DB+A+HRV!DCBh(CBC@vD Ra@vDCBh(CBC@vAA]@vTC|BvHJC Ra@vDAvA-;VAvA-;VAvA-;VAA-v;VXaAA-v;V X`A@vDA@vbA@vNA@vo"vo(ZZ$v$R`vi"v(ZZv$viADE+v"(ДF"AJLJA0VNJ)A0V̒%NMA-;LfϦE({o"VA-D"VĖJA0VDDNARDVoDVG+GRKgVGOJAO-G2V"VD ~G]AJO-2V"VD ~G]AJO-2V"VD ~G]AJO-2 V"VD ~G GRhEFDBB@vKR5BHDĦDtRHFHHFRF(boH@vSR RVHDĦDIoBHRJVKVKDĦD:NKNiJNĈHNTFHHFJF(oNNKNfH@vSVJVHDĦDA+A2R c;ĪA+A A2RdvAĪ;vA~ 2R`+T` 2R`+oTbBo2BBTcBvĪ; ǒA2R`+AA@vNATboAvB2Rd2BtĪ;BĒvTbo2vU`JHFK+v" ДP@v1TBUCFJH@vURJK(v"(( ДFN""(Е-fē9ė"@v1TBUCFJH@vURJK(,ov""@v1TBUCFJH@vURJK(ov""@v1v" Pv"P ДKv"@ĠD"PĖR"D"PĖD"PĖ`"D"PĖD"PĖb"D"PĖv"@ĠD"PĖR"D"PĖ=@vrv  Raww~i@vr"vvL0vrvVVCVVci@vp"vv7!!vv3 2222#v)i@v݅JHFK+Pv" ДR"(( ДFN""(Еܩ-fē9ė"@v1\BC+JHF@vURJK(v"R ДK JHFJBVCNFH@vb CBFHI+ITiBIXFFFFVFFHHHHVHI CITfH?FEˊAvD"VPĖ"VA?ĖZ"VPĖD"VPĖBDVEE RfB("VZD0ʪDB0BJDfJAVDBBE E RiDLBBBDBDB iBBHHĖDBf@vY@v;i@v&v/v@v@vj@v@vq@vo;v3 "+$+&+(+*+,+.+0+2+4+6+8+#+%+'+)+++-+/+1+3+5+7+9+iv3 !()i LJHFDBLVLX쩊 $0D FDDFF"vA+AR gFD DFA ARhvv3 iAB+v"(ДC"A(Ė"(ДAT(oBRA@vqBB/Bf/Bf/Bf(B f,qB f((BioARRRv""(ДR@vo@v6v"ADE+D0DARE(Eo@v.A@vmv"DA@v.(B `DVV vVV v(B`DVV vBv*eVBBB B AVBBo(oi(((( o((Ĉ @vwov<ũYg>v.g>v,g>@vABDϫZB vABD˫ZB vABDqpZB v B!B"B#B@v͉BH)DVBED@vDŦއ}DBBDH@vv"*ДHov:v<V"v)(hv@@vv0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)V%vov0B)Vvvv0B)V%voZpE)VE V+0iѭ\0VĒ0V0fERv)ov(VB*D@v[ ВvV*BéD@v[ В&В Щg(\B@va6В(v""ĖD"VPĖ В,B@vGv"  В.B@vGv"" В#B@vGv"Vē<ė В%B@vGv"Vē9ė В'B@vGv" В$B@vGv"Vē9ė!"VĒ8Ė!"Vē<ė "VĒ8Ė "Vē<ė""VĖ""VV Ė& "VV Ė#"VĒ8Ė%"Vē<ė*В4"VĖ)В5"VĖ-В6"VĖ0В7"VĖ9"V(<"V̀Ė">E"2Д(U"4@ܒĖ"0CܒĖ"3BܒĖ"1EܒĖ"FД""" " "2HܒĖ"2HܒĖ"5JܒV Ė"5LܒĖ"'Tܒē<ė"""2Д+vD"VPĖDBvD*B(B])B"B$B̀&B %B̀'v½0iB)VvrGlEl Dl Cl Bl  v3!Fl o v3! R`V+R&`Vǒ@vv@v @vv+GV@v v ~(R2`VE+ERgEvǒ@vv@vE ERh @vv+GoV@v v ~bR `VV+XR `VV+NdR `VV+DZRAVZV;R R` ?.R`V %R` R R#`ǒ@vv@v @vv+GV@v v ~R0`̒@vv@vvǒ@vv@v @vv+GV@v v ~RJ`ܒ@vv@vvԒ@vv@vv̒@vv@vvǒ@vv@v @vv+GV@v v ~z(R/`E+ERgEvǒ@vv@vE ERh @vv+GWV@v v ~JR`V+CR`V+<dR`V+5UR`V+.+++(RO` R`V R` R`V R`  R.` ~R(` `Ė @vv+o<@vv+GV@v v ~++Re` R` 7R ` 7R ` 7R` R`V R` R.` ~R(` ` @vv+o<@vv+GV@v v ~x+u+rR R` ++(RV^R` DB+A+!(RVJR` DB+A+!(RV6R` DB+A+!(RV"R` DB+A+!(RVR` DB+A+!(RVR` DB+A+!(RVR ` DB+A+! R`V  R`  R@` ~R:`WV@VDBR ` @vv+o<@vv+GV@v v ~++Rs` R` VzoR`  +qoRhVTi ` V coRa`V  +Ė rVRoV`V GoV` =oV#` ~R` ` @vo<@vv+G"lV@v v ~o+o+oR` R`ZR`vv+o+v3!žľ0;vvv½0iB)V@vZR`vG l@v v ~o ovVv3!žľ0;vv"vv$ vvvv PvwiVCD+B2B;oBX`VDCVvoC B0BD`CcD` vG+G+GRg)VGvДFG GRh"vv2vv4vv6vv8vvVCD+@B2B;oBX`VDCVvoC B0BD`CcD` vG+GRg)VGvДFG GRh"vv*vv,vv.vv0vvv R`v Ra ov0a0RaoiAR`@v&voR`@v&vova(T`o(T`@o(T`ao "vvv"vi@vʷva @vf\ܤ@vوvLV@vvRav@vvRav@@vvRavviFG+H+I+LNPv R2`"v  ii@vfHoi@vfH@vv@vlR`va@vva vR"v   g ii@vfHoi@vfHI++a /`VIB@C+@v@v@vlRava(T`o(T` o(T`oIaL f NoNĨPoL NPLG+FOoNLFhBC+GFP@v@voBC+GFPNLF@v@v@vlRava(T`"o(T`o(T`oo@vvGFFNLFia v RS`"v  g ii@vfHoi@vfHG+F&o")B@GVFV@vvR a"$&(oGFFv Fia vR`"v i@vR`vv vR6`"v  g ii@vfHoi@vfH @"@vvR a"$&( vR` i@vv R` i@vv i(iVVV@)v)v"v(( av)o$l)$ߦ$ $c\;Y v(( avo߽çg>ũ$ߨ$X`@v@vv"*Д  I  I@I   2 8 I@ 2 8 I@3 3 I  %@ %@        I  !/ $ > &I(( .? @@@ @ @@ @ @@ .< ? I@.< ? @.? @ @@ @.? I@@@@ @@@ @@ .? I@@@@ @@@ @ .? I@@@ @ @@@ @ .? I@@@ @ @@ @ @@ !.? I@@@ @ @@ @ @ ".? @@@ @ @@ @ @@ #.? @@@ @ @@ @ @ $.I@@@ @ @@ @ @ %.< ? I@&4 ? I@'4 I@(4< ? I@)5I*+I, -@ .@ /@ 0@ @ 1%@ GrsuHG>NG       "$&(*,.0246 8!:"<$>%@&B(D)F+H,J-L.N0P1R2T4V5X7Z8\:^;`<b>d@fAhBjClEnFpGrHtIvJxKzL|NOPRSTG ZG`G hGۀ ۀ  #$' (),47"?%A+B,D1H3K5N;O<PG@D_ _`bcefhio "#$%&'*235679:<3@ABCGŁƁˁ΁сԁف܁߁.0GGGG  GG#$G&'+,-G/0678G:<G=?F݃ FF F%F()1F469;=@BFEFLFOPVFYZ`FcdmFpqzG}~G G#Vޅ-V  >V!-12GV56:<AE L VVNSVY^VZaGH45 H6>WX[dY^b g h iobdp#hdq/r3v5w=|D~EMNQU[\^_adklnopruv $'(0<@CWY$G ˆÈĈňƈLjȈɈʈ ˈ!̈"͈#Έ%*GЈԈֈ ׈ 4G # !(/&'601=:;DDEKNORXYYbc`lmgvwnu|ư ǰ а Ѱ ڰ ۰          ! * + 4 5 > ? H I R S \ ] f g p q z { $ + 2 9 @ G N Uʱ ˱ \Ա ձ cޱ ߱ j q x       $ % . / 8 9 B C L M V W ` a j k t u ~        IJ Ų β ϲ ز ٲ   ' .  5 <  C  J( ) Q2 3 X< = _F G fP Q mZ [ td e {n o x y        ȳ ɳ ҳ ӳ ܳ ݳ          " # , - 6 7 @ A J K T U #^ _ *h i 1r s 8| } ? F M T [ b i´ ô p̴ ʹ wִ ״ ~         & ' 0 1 : ; D E N O XYbopnd"%(+-0 4!6%8&;-</=0A1C8F9I:K;L<N=P>S?VAYB^CaEdFsGuHwIzJ~LMNJPRSTUVXYZ[\^_`bceøfĸgƸhɸi˸j͸lϸmҸnӸoָpظqڸrܸs޸tvwyz{}~!&).14CEGJMRWZ_dglqty|¹ĹŹǹɹ˹̹ιйҹӹչ׹ٹڹܹݹ߹ *,-/02458:<>@CFHJMPRTWY[`bfhkqtwz{~   º̺ҺԺֺ !"#$%&'()*+,-".$/&001224394;5?6A7D8Z9_:b;e<f>i?lA{B}D~EGHKLNOPQRSTUVXYZ[\]^_`cdegh»i̻jӻkֻl޻mnoprsuvxyz d8 <AKLMRVmVjk o quw~"$(*sV #$ż%μ$Ҽ(Ӽ)ټ*߼+,-235789:; < > ?8BCE F)E-I.J4K:L@MFNGQURWT`UbWcXVghqz~ V ƽȽ̽ ͽ"ս#׽$۽%ܽ'()*-PV   !!##($*%,'-(.+2-3.4/5179<:=?H@MFNGOI[J]KjMnNrOvPyQ}RSTVYZ[\]^`abfijmʾpξrҾs־tپuݾvwxz{g "579;=?ABGOPQTUVX]adehijlpuvramfuncsr.cinit.pinit.switch.reset?.stack.ebss 0.econst0 .esysmem   $/9EP a k w    @ ` ttuu< )\! 8\" G\# V\$ e]% t ]& @]' `](  ) * +\,\- \./$ @0$p1/2 =3 K4Wy5lP6 z P7 @P8 `P9 P: P; p<px=p@>A?B@CADB"EC0FD>GELHFZIGiJHxKIQJ"@QK"QL"MN(OP0sQ"@sR"S&T-U AV@ZW@n`X$}@`Y$`pZ [r\r] r^0r_^`^aab ac ad&e3f2BgQph+\ppi ij.ppdataktlMm n.text.1o.text.2pH.text.3q.text.4rFPg_MemCopyp .bfpe$       $C$L1p$C$L2p.efpe+_mainp .bfpe- $C$L3p.efpe_Uint16 .textp*.cinitg .ebss g$ASM$ v .bfe3 .efeNp$ASM$p z.bfpeC.efpeN.textpFPgq  !.bfqe!$C$L1 q.ef qe q  (.bf qe($C$L2q.efqe&+q  Ⱦ/.bfqe)/$C$L3q.efqe18q  ھ6.bfqe46$C$L4'q.ef(qe<_EMU_ISR(q  =.bf(qe?=$C$L51q.ef2qeG_NMI_ISR2q  D.bf2qeJD$C$L6;q.ef<qeRB<q  K.bf<qeUK$C$L7Eq.efFqe]OFq  "R.bfFqe`R$C$L8Oq.efPqehZPq  4Y.bfPqekY$C$L9Yq.efZqeseZq  F`.bfZqev`$C$L10cq.efdqe~pdq  Xg.bfdqeg$C$L11mq.efnqe{nq  jn.bfnqen$C$L12wq.efxqexq  |u.bfxqeu$C$L13q.efqeq  |.bfqe|$C$L14q.efqeq  .bfqe$C$L15q.efqeq  .bfqe$C$L16q.efqeq  Ŀ.bfqe$C$L17q.efqeq  ֿ.bfqe$C$L18q.efqeq  .bfqe$C$L19q.efqeq  .bfqe$C$L20ǰq.efȰqeȰq  .bfȰqe$C$L21Ѱq.efҰqeҰq  .bfҰqe$C$L22۰q.efܰqeܰq  0.bfܰqe$C$L23q.efqeq  B.bfqe $C$L24q.efqe, q  T.bfqe/$C$L25q.efqe;q  f.bfqe>$C$L26q.efqeJ$q  x.bfqeM$C$L27 q.efqeY.q  .bfqe\$C$L28q.efqeh<q  .bfqek$C$L29!q.ef"qewJ"q  .bf"qez$C$L30+q.ef,qeX,q  .bf,qe$C$L315q.ef6qef6q  .bf6qe$C$L32?q.ef@qet@q  .bf@qe$C$L33Iq.efJqeJq  .bfJqe$C$L34Sq.efTqeTq  .bfTqe$C$L35]q.ef^qe^q  .bf^qe$C$L36gq.efhqehq  ,.bfhqe$C$L37qq.efrqerq  >$.bfrqe$$C$L38{q.ef|qe|q  P+.bf|qe+$C$L39q.efqe q  b2.bfqe2$C$L40q.efqeq  t9.bfqe9$C$L41q.efqe+q  @.bfqe.@$C$L42q.efqe:q  G.bfqe=G$C$L43q.efqeIq  N.bfqeLN$C$L44q.efqeXq  U.bfqe[U$C$L45q.ef±qeg ±q  \.bf±qej\$C$L46˱q.ef̱qev̱q  c.bf̱qeyc$C$L47ձq.efֱqe"ֱq  j.bfֱqej$C$L48߱q.efqe-q  q.bfqeq$C$L49q.efqe8q  x.bfqex$C$L50q.efqeCq  (.bfqe$C$L51q.efqeNq  :.bfqe$C$L52q.efqeYq  L.bfqe$C$L53q.efqefq  ^.bfqe$C$L54q.efqesq  p.bfqe$C$L55%q.ef&qe&q  .bf&qe$C$L56/q.ef0qe 0q  .bf0qe$C$L579q.ef:qe:q  .bf:qe$C$L58Cq.efDqe*Dq  .bfDqe-$C$L59Mq.efNqe9Nq  .bfNqe<$C$L60Wq.efXqeHXq  .bfXqeK$C$L61aq.efbqeWbq  .bfbqeZ$C$L62kq.eflqeflq  .bflqei$C$L63uq.efvqeuvq  .bfvqex$C$L64q.efqeq  $.bfqe$C$L65q.efqe q  6.bfqe$C$L66q.efqe q  H.bfqe$C$L67q.efqe! q  Z.bfqe$C$L68q.efqe0 q  l.bfqe$C$L69q.efqe: q  ~.bfqe$C$L70q.efqeI q   .bfqe $C$L71Ųq.efƲqeV Ʋq  .bfƲqe$C$L72ϲq.efвqec вq  .bfвqe$C$L73ٲq.efڲqe p ڲq   .bfڲqe $C$L74q.efqe} q  '.bfqe'$C$L75q.efqe) q  ..bfqe,.$C$L76q.efqe8 q  5.bfqe;5$C$L77q.efqeG q  <.bfqeJ<$C$L78 q.ef qeV q  C.bf qeYC$C$L79q.efqee q  2J.bfqehJ$C$L80q.ef qet q  DQ.bf qewQ$C$L81)q.ef*qe *q  VX.bf*qeX$C$L823q.ef4qe 4q  h_.bf4qe_$C$L83=q.ef>qe >q  zf.bf>qef$C$L84Gq.efHqe Hq  m.bfHqem$C$L85Qq.efRqe Rq  t.bfRqet$C$L86[q.ef\qe \q  {.bf\qe{$C$L87eq.effqe" fq  .bffqe$C$L88oq.efpqe- pq  .bfpqe$C$L89yq.efzqe8 zq  .bfzqe$C$L90q.efqe C q  .bfqe $C$L91q.efqeO q  .bfqe$C$L92q.efqe([ q  .bfqe+$C$L93q.efqe7g q  ..bfqe:$C$L94q.efqeFs q  @.bfqeI$C$L95q.efqeU q  R.bfqeX$C$L96q.efqed q  d.bfqeg$C$L97ɳq.efʳqes ʳq  v.bfʳqev$C$L98ӳq.efԳqe Գq  .bfԳqe$C$L99ݳq.ef޳qe ޳q  .bf޳qe$C$L100q.efqe q  .bfqe$C$L101q.efqe_VCU_ISRq  .bfqe$C$L102q.efqe q  .bfqe$C$L103q.efqe q  .bfqe$C$L104q.efqe q  .bfqe$C$L105q.efqe q  .bfqe$C$L106#q.ef$qe $q  .bf$qe$C$L107-q.ef.qe  .q  *.bf.qe $C$L1087q.ef8qe 8q  <.bf8qe$C$L109Aq.efBqe' Bq  N.bfBqe*$C$L110Kq.efLqe6. Lq  `#.bfLqe9#$C$L111Uq.efVqeE= Vq  r*.bfVqeH*$C$L112_q.ef`qeTL `q  1.bf`qeW1$C$L113iq.efjqecW jq  8.bfjqef8$C$L114sq.eftqerc tq  ?.bftqeu?$C$L115}q.ef~qeo ~q  F.bf~qeF$C$L116q.efqe_SD1_ISRq  M.bfqeM$C$L117q.efqe_SD2_ISRq  T.bfqeT$C$L118q.efqe{ q  [.bfqe[$C$L119q.efqe q  b.bfqeb$C$L120q.efqe q  i.bfqei$C$L121q.efqe q  &p.bfqep$C$L122ôq.efĴqe  Ĵq  8w.bfĴqew$C$L123ʹq.efδqe δq  J~.bfδqe~$C$L124״q.efشqe* شq  \.bfشqe-$C$L125q.efqe9 q  n.bfqe<$C$L126q.efqeH q  .bfqeK$C$L127q.efqeW q  .bfqeZ$C$L128q.efqef q  .bfqei$C$L129 q.ef qeu q  .bf qex$C$L130q.efqe q  .bfqe$C$L131q.efqe; q  .bfqe$C$L132'q.ef(qeU (q  .bf(qe$C$L1331q.ef2qeg 2q  .bf2qe$C$L134;q.ef<qey <q  .bf<qe$C$L135Eq.efFqe Fq  ".bfFqe$C$L136Oq.efPqe Pq  4.bfPqe$C$L137Yq.efZqe Zq  F.bfZqe.efgqe gq  R.bfgqe$C$L138pq.efqqe qqFP g  _NMAVFLG p- _NMAVSET - _NMAVCLR@ L- ` -   $  3  A  P  `  p @ _rsvd1`> _MAVFLG * _MAVSET  * _MAVCLR@ v*  ` *    _rsvd2> .eosf  $ _rsvd1 _rsvd2 _BURSTEN.eosf ,_all _bit .eos f$  4  _rsvd1 .eosf,  <_all _bit ,.eos f4 P_rsvd1(_rsvd25?_rsvd3 _ADCBSY _rsvd4.eosf<J X_all _bit <.eos fPW he_rsvd1o{_rsvd2_rsvd3 .eosfX p_all _bit X.eos fh _rsvd1_rsvd2  _rsvd3    "_rsvd4.eosfp, _all _bit p.eos f; _rsvd1_rsvd2  _rsvd3    "_rsvd4.eosfN _all _bit .eos f` _rsvd1_rsvd2  _rsvd3    "_rsvd4.eosfp _all _bit .eos f _rsvd1_rsvd2  _rsvd3    "_rsvd4.eosf  _all _bit .eos f ._ADCINT1_ADCINT2_ADCINT3_ADCINT4_rsvd1 .eosf  6_all _bit  .eos f. D_ADCINT1_ADCINT2_ADCINT3_ADCINT4_rsvd1 .eosf6 L_all _bit 6.eos fD Z_ADCINT1_ADCINT2_ADCINT3_ADCINT4_rsvd1 .eosfL b_all _bit L.eos fZ  p_ADCINT1_ADCINT2_ADCINT3_ADCINT4_rsvd1 .eosfb x_all _bit b.eos fp( _INT1SEL_rsvd1_INT1E;_rsvd2_INT2SEL_rsvd3 _INT2E E_rsvd4.eosfxO _all _bit x.eos fa _INT3SEL_rsvd1_INT3Et_rsvd2_INT4SEL_rsvd3 _INT4E ~_rsvd4.eosf _all _bit .eos f _SOC0_SOC1_SOC2_SOC3_SOC4_SOC5 _SOC6 _SOC7.eosf _all _bit .eos f _SOC8_SOC9_SOC10_SOC11_SOC12_SOC13 _SOC14 _SOC15.eosf _all _bit .eos f _OFFTRIM_rsvd1.eosf _all _bit .eos f   _CONFIG_rsvd1 .eosf) _all _bit .eos f < _OFFCAL _rsvd1 .eosfP "_all _bit .eos fc  *w_SIGN.eosf"   2_all  _bit " .eos f*  : _rsvd1 .eosf2 B_all _bit 2.eos f:  L_LIMITHI_HSIGN_rsvd1.eosfB   T_all  _bit B .eos fL   `_LIMITLO_LSIGN_rsvd1 .eosfT   h_all  _bit T .eos f`  r_CONFIG_rsvd1 .eosfh0 z_all _bit h.eos frC _OFFCAL _rsvd1 .eosfzW _all _bit z.eos fj  w_SIGN.eosf ~  _all  _bit  .eos f   _rsvd1 .eosf _all _bit .eos f  _LIMITHI_HSIGN_rsvd1.eosf   _all  _bit  .eos f   _LIMITLO_LSIGN_rsvd1 .eosf   _all  _bit  .eos f  _CONFIG_rsvd1 .eosf _all _bit .eos f+ _OFFCAL _rsvd1 .eosf? _all _bit .eos fR  w_SIGN.eosf f  _all  _bit  .eos f y   _rsvd1 .eosf _all _bit .eos f   _LIMITHI_HSIGN_rsvd1.eosf   $_all  _bit  .eos f   0_LIMITLO_LSIGN_rsvd1 .eosf$   8_all  _bit $ .eos f0  B_CONFIG_rsvd1 .eosf8 J_all _bit 8.eos fB R_OFFCAL _rsvd1 .eosfJ' Z_all _bit J.eos fR:  bw_SIGN.eosfZ N  j_all  _bit Z .eos fb a r _rsvd1 .eosfjt z_all _bit j.eos fr  _LIMITHI_HSIGN_rsvd1.eosfz   _all  _bit z .eos f   _LIMITLO_LSIGN_rsvd1 .eosf   _all  _bit  .eos f  _TYPE_REV.eosf _all _bit .eos f  _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf   _all  _bit  .eos f   _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf   _all  _bit  .eos f 1  _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf C  _all  _bit  .eos f T   _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf f   _all  _bit  .eos f w  _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf   ( _all  _bit  .eos f   8 _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf(   @ _all  _bit ( .eos f8   P _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf@   X _all  _bit @ .eos fP   h _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosfX   p _all  _bit X .eos fh   _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosfp   _all  _bit p .eos f "  _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf 3  _all  _bit  .eos f C  _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf T  _all  _bit  .eos f d  _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf u  _all  _bit  .eos f   _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf   _all  _bit  .eos f   _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf   _all  _bit  .eos f    _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf    _all  _bit  .eos f   ( _ACQPS _rsvd1 _CHSEL_rsvd2_TRIGSEL_rsvd3.eosf   0 _all  _bit  .eos f(  T _SOC0_SOC1_SOC2_SOC3_SOC4_SOC5_SOC6_SOC7_SOC8_SOC9 _SOC10 _SOC11 _SOC12 _SOC13 _SOC14_SOC15.eosf0  \ _all _bit 0 .eos fT *  _SOC0_SOC1_SOC2_SOC3_SOC4_SOC5_SOC6_SOC7_SOC8_SOC9 _SOC10 _SOC11 _SOC12 _SOC13 _SOC14_SOC15.eosf\ ;  _all _bit \ .eos f K  _SOC0_SOC1_SOC2_SOC3_SOC4_SOC5_SOC6_SOC7_SOC8_SOC9 _SOC10 _SOC11 _SOC12 _SOC13 _SOC14_SOC15.eosf \  _all _bit  .eos f l  _SOC0_SOC1_SOC2_SOC3_SOC4_SOC5_SOC6_SOC7_SOC8_SOC9 _SOC10 _SOC11 _SOC12 _SOC13 _SOC14_SOC15.eosf   _all _bit  .eos f   _rsvd1 .eosf   _all _bit  .eos f   _ADCCTL1 P_ADCCTL2 h $0 D@ .P p ` Zp ' 5  C R a T m  y        h @  `              ( @  `  &  3  @ 8 M P Z _rsvd1f  _rsvd20q@ _rsvd3P|` _rsvd4p>  4_ADCREV  _rsvd5>@   :  0@ L ` `  r   '6  E  T c  q  0@  ` 0  B r R    _rsvd6>   @ -` : G _rsvd7>@.eosf T  eq} 0@P`p+ * :   I@  X` b .eosf g  _CSFA_CSFB_rsvd1 .eosf u  _all _bit  .eos f   _T1U_T1D_T2U_T2D_rsvd1.eosf   _all _bit  .eos f   _ZRO_PRD_CAU_CAD_CBU_CBD _rsvd1 .eosf   _all _bit  .eos f   _T1U_T1D_T2U_T2D_rsvd1.eosf   _all _bit  .eos f  $ _ZRO_PRD_CAU_CAD_CBU_CBD _rsvd1 .eosf  , _all _bit  .eos f$  B  _rsvd1_rsvd2&1 _rsvd3 .eosf, < J _all _bit , .eos fB G Z _ACTSFA_OTSFA_ACTSFB_OTSFB_RLDCSF_rsvd1.eosfJ T b _all _bit J .eos fZ ` l _T1SEL_T2SEL_rsvd1.eosfb p t _all _bit b .eos fl   _ASIZE_TA_R_HOLD_R_SETUP _W_HOLD_W_SETUP_EW_SS.eosft   _all  _bit t .eos f   _ASIZE_TA_R_HOLD_R_SETUP _W_HOLD_W_SETUP_EW_SS.eosf   _all  _bit  .eos f   _ASIZE_TA_R_HOLD_R_SETUP _W_HOLD_W_SETUP_EW_SS.eosf   _all  _bit  .eos f   _rsvd1_rsvd2_rsvd3_rsvd4_rsvd5_rsvd6_WP0_rsvd7_rsvd8_rsvd9.eosf !  _all  _bit  .eos f 1  D_rsvd1_rsvd2.eosf O   _all  _bit  .eos f a   _PLLENr_rsvd1_rsvd2.eosf |   _all  _bit  .eos f   * _IMULT_rsvd1_FMULT_rsvd2 _rsvd3.eosf   2 _all  _bit  .eos f*   > _LOCKS_SLIPS_rsvd1_rsvd2.eosf2   F _all  _bit 2 .eos f>  N _rsvd1 .eosfF  V _all _bit F .eos fN  ^ _rsvd1 .eosfV   f _all _bit V .eos f^   p +_rsvd1_rsvd2.eosff 5  x _all  _bit f .eos fp C  _CEINTEN_rsvd1_rsvd2.eosfx Q  _all  _bit x .eos f ^  m_rsvd1_rsvd2.eosf x  _all  _bit  .eos f   _rsvd1_rsvd2.eosf   _all  _bit  .eos f   _rsvd1_rsvd2 _rsvd3.eosf   _all  _bit  .eos f   _rsvd1_rsvd2 _rsvd3.eosf   _all  _bit  .eos f    _rsvd1_rsvd2 _rsvd3.eosf   _all  _bit  .eos f _CH_REGS *_MODE ,_CONTROL  ^ ) 0 N 6 @F PV `e pu          !  !@ 2!` C! X! i! ~! .eosf !  6_TASK1_TASK2_TASK3_TASK4.eosf* !  >_all  _bit * .eos f6 !  J_TASK5_TASK6_TASK7_TASK8.eosf> !  R_all  _bit > .eos fJ !  ^!"_rsvd1_rsvd2.eosfR "  f_all  _bit R .eos f^ 8" _MVECT1_MVECT2_MVECT3 _MVECT40_MVECT5@_MVECT6P_MVECT7`_MVECT8p_rsvd1>_MCTL +_rsvd2>_MIFR 6,_MIOVF T,_MIFRC  ,_MICLR0 +B"@ +_MIERP +_MIRUN` r,_rsvd3p__MPC_rsvd4__MAR0__MAR1__MSTF E __MR0 _rsvd5> __MR1  _rsvd6@> __MR2` _rsvd7> __MR3 .eosffL" @^" X> i" x> .eosf@u"  """"""""_rsvd1_rsvd2 " " # # _rsvd3_LOSPCP_rsvd4.eosf #  _all  _bit  .eos f .#  _SEM_rsvd1_KEY.eosf ;#  _all  _bit  .eos f G#  X#_rsvd1f#_XTALOFF_WDHALTI_rsvd2 _rsvd3.eosf r#  _all  _bit  .eos f #  ###_rsvd1_rsvd2_rsvd3 _rsvd4.eosf  #  $_all  _bit   .eos f #  .#_rsvd1 _rsvd2.eosf$ #  6_all  _bit $ .eos f. #  f_CLKSEM  $  _rsvd1@>@"  "  " . " ? _rsvd2>@"@ ? $`  @ "  _rsvd3>@" * !$ > "  ? #@  #` n0 ,$ C _rsvd4> _LOSPCP D) _MCDCR * _X1CNT C .eosf6 ;$  n_CMPAHR_CMPA.eosff F$  v_all  _bit f .eos fn P$  ~_CMPBHR_CMPB.eosfv [$  _all  _bit v .eos f~ e$ s$~$$_rsvd1$_rsvd2$ $ _rsvd3.eosf$ _all _bit .eos f$ $$$_rsvd1$_rsvd2$% % % _rsvd3.eosf'% _all _bit .eos f3% _COMPCTL ?% H_COMPSTS K%0 zW%@ 8_rsvd1Pc%` m%p w%_rsvd2%_rsvd3%_rsvd4%_rsvd5_RAMPSTS_rsvd6%  %0 %@ J8%P Z8%` %p % t& ^& `_rsvd7>P.eosf& )&6&@&K&Y&_rsvd1c&p& z& & &&.eosf& &_all _bit .eos f& 8&&_SELREF&&_rsvd1&.eosf&& @_all _bit &.eos f8' H_COMPHYS_rsvd1 .eosf@' P_all _bit @.eos fH/' `_COMPCTL?%_DACCTL_CTRIP_rsvd1_rsvd2 .eosfP>' h_all _bit P.eos f`L' z_rsvd1]'h'_rsvd2t' ' _rsvd3 .eosfh' _all _bit h.eos fz' ''_rsvd1'' _rsvd2 .eosf' _all _bit .eos f' _RUN_HALT''(_SYNCFRC_SYNCCLR_ERRCLR(_SYNCFLG _SYNCERR ( )( _RUNSTS _OVRFLG_rsvd1.eosf3( _all _bit .eos f@(  R(_(n(_PCLKCR0_PCLKCR1_PCLKCR2_PCLKCR3_PCLKCR4_PCLKCR5_PCLKCR6 _PCLKCR7 _PCLKCR8 _PCLKCR9 {( ((((((_SECMSEL_LPMCR((_rsvd1.eosf (  _all  _bit  .eos f ( _TIM @ _PRD 6 _TCR@ @_rsvd1P_TPR` @_TPRHp @.eosf(  V )  _rsvd1 >@R(` _( ' n( 4 _rsvd2>`_PCLKCR0  . _PCLKCR1@ \/ _PCLKCR2` / _PCLKCR3 / _PCLKCR4 / _rsvd3> _PCLKCR6 / _PCLKCR7 / _PCLKCR8  0 _PCLKCR9@ .0 {(` . ( . ( . ( / ( (/ _rsvd4> (  H/ _rsvd5@>0_SECMSEL@  > _LPMCR` ^) ( @# ( # ) @ _rsvd6> _RESC 8 .eosf ") ^8) _rsvd1 .eosfVE) f_all _bit V.eos f^Z) t_rsvd1_SAMPWIN_THRESH _rsvd2_FILINIT.eosffm) |_all _bit f.eos ft) 8) _rsvd1 .eosf|) _all _bit |.eos f) _rsvd1_SAMPWIN_THRESH _rsvd2_FILINIT.eosf) _all _bit .eos f) )_rsvd1)_rsvd2_SYNCSEL_rsvd3.eosf) _all _bit .eos f) _DACVAL _rsvd1 .eosf * _all _bit .eos f* _DACVAL _rsvd1 .eosf)* _all _bit .eos f7* _DACCTL_DACVALE*_rsvd1 .eosfO* _all _bit .eos f\* _DACVAL _rsvd1 .eosfk* _all _bit .eos fy* _DACVAL _rsvd1 .eosf* _all _bit .eos f* E*_rsvd1.eosf* _all _bit .eos f* &_REV_rsvd1.eosf* ._all _bit .eos f&* 8*_rsvd1_rsvd2 .eosf.* @_all _bit ..eos f8* H_DACVALA _rsvd1 .eosf@+ P_all _bit @.eos fH+ X_DACVALS _rsvd1 .eosfP+ `_all _bit P.eos fX*+ t_DACREV &_DACCTL _DACVALA H_DACVALS0 XE*@ _DACLOCKP _DACTRIM` 8_rsvd1p.eosf`4+ ~A+P+_rsvd1 .eosft_+ _all _bit t.eos f~k+ w+_POLSEL_IN_MODE+++ + _OUTSWAP ++.eosf+ _all _bit .eos f+ _rsvd1_rsvd2_rsvd3_DBFEDHR .eosf+ _all _bit .eos f+ _rsvd1_rsvd2_rsvd3_DBREDHR .eosf, _all _bit .eos f, ,),9,C,_rsvd1N,Z, _rsvd2 .eosfj, _all _bit .eos fv, ,,,,,,,,,, - - _rsvd1 - (-_rsvd2.eosf5- _all _bit .eos fF- :,,,,,,,,,, - - _rsvd1 - (-_rsvd2.eosfX- B_all _bit .eos f:i- V,),9,C,_rsvd1N,Z, _rsvd2 .eosfBv- ^_all _bit B.eos fV- ,,,,,,,,,, - - _rsvd1 - (-_rsvd2.eosf^- _all _bit ^.eos f- ,,,,,,,,,, - - _rsvd1 - (-_rsvd2.eosf- _all _bit .eos f- _CAPE-_rsvd1 _rsvd2 _rsvd3_rsvd4.eosf- _all _bit .eos f- _SRCSEL_BLANKE-._rsvd1_rsvd2_rsvd3_rsvd4 _rsvd5 .eosf. _all _bit .eos f. _FLSEM  .. 8> _RAMSTAT@ |8 _rsvd1`> .eosf8. E. _rsvd1 > Y.@ _rsvd2`> m. _rsvd3>`. _rsvd4 > .@ _rsvd5`>. .eosf. @6. D . D .@ C .` _rsvd1>. /  /@ !/` _rsvd2_Z1_CR C-/ D ;/ `D H/ >D Y/ D _rsvd3 .eosf@i/ Pv/ _rsvd1 > /@ _rsvd2`> / _rsvd3>`/ _rsvd4 > /@ _rsvd5`>/ .eosf6/ @t/ E / E 0@ D 0` _rsvd1>.0 :0  F0@ R0` _rsvd2_Z2_CR D^0 ~E l0 RE y0 0E 0 E _rsvd3 .eosfP@0 0000 .eosft0 _all _bit t.eos f0 _rsvd1_FREE.eosf0 _all _bit .eos f 1  _CH1_CH2_CH3_CH4.eosf 1  _all  _bit  .eos f 11  _CH5_CH6_rsvd1.eosf D1  _all  _bit  .eos f V1  l1z1_rsvd1_rsvd2.eosf 1  _all  _bit  .eos f 1 11_rsvd1.eosf1 _all _bit .eos f1 1 ^ _rsvd1 > 1@  !` 6 " J _rsvd2> l1`  z1  .eosf 2 _DMACTRL 2 _rsvd0 _rsvd10"2@ 6_rsvd2P12` 7_rsvd3p>_CH1 _CH2 _CH3 _CH4 _CH5  _CH6  .eosf?2  _LWLB_LWHB.eosfJ2 (_all _bit .eos f T2 0_HWLB_HWHB.eosf(_2 8_all _bit (.eos f0i2 @_LWLB_LWHB.eosf8t2 H_all _bit 8.eos f@~2 P_HWLB_HWHB.eosfH2 X_all _bit H.eos fP2  j_rsvd122_rsvd222_rsvd3.eosfX 2  r_all  _bit X .eos fj 2  _rsvd123_rsvd2 _rsvd3.eosfr 3  _all  _bit r .eos f 3  03=3J3W3_rsvd1 _rsvd2.eosf d3  _all  _bit  .eos f t3  _INIT_M0_INIT_M1_INIT_D0_INIT_D1_rsvd1 _rsvd2.eosf 3  _all  _bit  .eos f 3  _rsvd1_LOCK_D0_LOCK_D1_rsvd2 _rsvd3.eosf 3  _all  _bit  .eos f 3  _TEST_M0_TEST_M1_TEST_D0_TEST_D1_rsvd1_rsvd2.eosf 3  _all  _bit  .eos f 3 _TSCTR _CTRPHS  _CAP1@ _CAP2` _CAP3 _CAP4 _rsvd1>_ECCTL1@ >_ECCTL2P ^_ECEINT` _ECFLGp _ECCLR _ECFRC _rsvd2>`.eosf3 _INT_CEVT1_CEVT2_CEVT3_CEVT4_CTROVF_CTR_PRD_CTR_CMP_rsvd1.eosf3 $_all _bit .eos f3 >_CAP1POL_CTRRST1_CAP2POL_CTRRST2_CAP3POL_CTRRST3_CAP4POL_CTRRST4_CAPLDENe 3.eosf$3 F_all _bit $.eos f>4 ^44_REARM*454?4_SWSYNCJ4 _APWMPOL _rsvd1 .eosfFT4 f_all _bit F.eos f^`4  p_ENABLE_rsvd1 _rsvd2.eosff q4  x_all  _bit f .eos fp 4 _rsvd1_CEVT1_CEVT2_CEVT3_CEVT4_CTROVF44_rsvd2.eosfx4 _all _bit x.eos f4 _INT_CEVT1_CEVT2_CEVT3_CEVT4_CTROVF_CTR_PRD_CTR_CMP_rsvd1.eosf4 _all _bit .eos f4 _rsvd1_CEVT1_CEVT2_CEVT3_CEVT4_CTROVF_CTR_PRD_CTR_CMP_rsvd2.eosf4 _all _bit .eos f4  455_rsvd1 _rsvd2.eosf '5  _all  _bit  .eos f :5  L5_rsvd1_rsvd2.eosf Z5  _all  _bit  .eos f k5  {5_rsvd1_rsvd2.eosf 5  _all  _bit  .eos f 5  5_rsvd1_KEY.eosf  5  _all  _bit   .eos f 5 .5  5  5@  _rsvd1`> 5  _rsvd2>`.eosf6 X_RCSR 8 6  6@ = '6` = 26  @6  N6  _rsvd1> \6 = _rsvd2 >`f6 v6 _rsvd3> 6 = _INT_RAW |' _INT_MSK  P' 6@ f' 6` H' _rsvd4>H.eosf.6  j6666 6_rsvd16.eosfX 7  r_all  _bit X .eos fj 7 Z_TBCTL B@_TBCTL2 $@_rsvd1 > _TBCTR@_TBSTSP f@_rsvd2`> _CMPCTL _CMPCTL2 _rsvd3> _DBCTL _DBCTL2 ~_rsvd4> _AQCTL B 7 l _rsvd5 > _PCCTL@ ._rsvd6P> _HRCNFG %_HRPWR %_rsvd7 >@_HRMSTEP` %_rsvd8p>`_HRPCTL %_rsvd9>`_GLDCTL@ _GLDCFGP _rsvd10`> %7 j _rsvd11>`_AQCTLA  _AQCTLA2  _AQCTLB  $ _AQCTLB20  _rsvd12@>0_AQSFRCp Z _rsvd13_AQCSFRC  _rsvd14>`_DBREDHR _DBRED_DBFEDHR  _DBFED0_rsvd15@> _TBPHS R@ _TBPRDHR _TBPRD0_rsvd16@>`_CMPA n _CMPB ~ _rsvd17_CMPC_rsvd18_CMPD_rsvd19 > _GLDCTL2@ _rsvd20P> _TZSEL RB_rsvd21_TZDCSEL  A_rsvd220_TZCTL@ A_TZCTL2P :A07` PA:7p fA_rsvd23>P_TZEINT A_rsvd24>P_TZFLG0 AD7@ AN7P &B_rsvd25` _TZCLRp "AX7 @b7 B_rsvd26 _TZFRC A_rsvd27 >_ETSEL@ _rsvd28P _ETPS` _rsvd29p _ETFLG ~_rsvd30 _ETCLR :_rsvd31 _ETFRC _rsvd32 _ETINTPS _rsvd33 _ETSOCPS _rsvd34 l7 T_rsvd350 z7@ h_rsvd36P > 7 _rsvd37 > _DCACTL0 _DCBCTL@ V_rsvd38P > _DCFCTLp 7 7 7 7 7 _rsvd39 > _DCCAP _rsvd40 > 7 70 :7@ 7P _rsvd41` >*.eosfr8  _QPOSCNT 8  _QPOSMAX@ _QPOSCMP` 8 8 _QPOSLAT _QUTMR _QUPRD _QWDTMR _QWDPRD0_QDECCTL@ r7_QEPCTLP 7_QCAPCTL` *7_QPOSCTLp :8_QEINT 7_QFLG 7_QCLR P7_QFRC $8_QEPSTS 7_QCTMR_QCPRD)838_rsvd1.eosfZ =8  _ERR_CNT_rsvd1.eosf K8  _all  _bit  .eos f X8  i8|8_rsvd1_rsvd2.eosf 8  _all  _bit  .eos f 8  88_rsvd1_rsvd2.eosf 8  _all  _bit  .eos f 8  8_rsvd18_rsvd2 9_rsvd39_rsvd4.eosf 9  _all  _bit  .eos f )9  :9D9N9_rsvd1 Y9c9m9_rsvd2 .eosf x9  999_rsvd1 999_rsvd2 .eosf 9  _all  _bit  .eos f  9  _all  _bit  .eos f :  $:_rsvd1.eosf *:  ,_all  _bit  .eos f$ =: :_INT_rsvd1_SOCA_SOCB_rsvd2 .eosf,I: B_all _bit ,.eos f:T: T_rsvd1 g: s: : : ::.eosfB: \_all _bit B.eos fT: h_INTINIT::_rsvd1 .eosf\: p_all _bit \.eos fh: ~_INT_rsvd1_SOCA_SOCB_rsvd2 .eosfp; _all _bit p.eos f~ ; _INT_rsvd1_SOCA_SOCB_rsvd2 .eosf; _all _bit .eos f#; _INTPRD2_INTCNT2_rsvd1.eosf1; _all _bit .eos f>; _INTPRD_INTCNTI;S;_rsvd1_SOCAPRD_SOCACNT _SOCBPRD _SOCBCNT.eosf]; _all _bit .eos fg; _INTSEL_INTENs;;;_rsvd1_SOCASEL_SOCAEN _SOCBSEL _SOCBEN.eosf; _all _bit .eos f; ;;;; .eosf; _all _bit .eos f;  _rsvd1_ADDRL _ADDRH_rsvd2 .eosf ;  _all  _bit  .eos f  <  _VREADST_BAGP_rsvd1.eosf <  &_all  _bit  .eos f <  0_BNKPWR0_rsvd1_rsvd2.eosf& +<  8_all  _bit & .eos f0 ;<  D_BANKRDY_rsvd1_PUMPRDY_rsvd2.eosf8 H<  L_all  _bit 8 .eos fD T<  Zd<q<}<_rsvd1 _rsvd2.eosfL <  b_all  _bit L .eos fZ <  r<_UNC_ERR<<_rsvd1 _rsvd2.eosfb <  z_all  _bit b .eos fr <  _ECC_rsvd1_rsvd2.eosfz <  _all  _bit z .eos f <  _FRDCNTL \ _FSPRD  _rsvd1@>_FBAC  = 0 _FBPRDY  D _FPAC1@ 8 _FPAC2` H _FMAC  _FMSTAT $ _rsvd2>@T= p .eosf += ;= p G=  \=@ r=` = =  _ERR_POS  =   _ERR_CNT  :  $ =@  =`  = = =   =  = Z >  >@ >` r .eosf,>  _SEM_rsvd1_KEY_rsvd2.eosf 8>  _all  _bit  .eos f C>  _BANK_rsvd1 _rsvd2.eosf N>  _all  _bit  .eos f X>  $_rsvd1_rsvd2_rsvd3e>_CSTAT_INVDAT_PGM_ERS_BUSY_rsvd4 _EV _rsvd5 _PGV _rsvd6 _ILA_rsvd7_rsvd8_rsvd9_rsvd10.eosf o>  ,_all  _bit  .eos f$ {>  8_PMPPWR_rsvd1_PSLEEP _rsvd2.eosf, >  @_all  _bit , .eos f8 >  H_PAGP_rsvd1.eosf@ >  P_all  _bit @ .eos fH >  \_rsvd1_RWAIT_rsvd2 _rsvd3.eosfP >  d_all  _bit P .eos f\ >  p>>_rsvd1_rsvd2.eosfd >  x_all  _bit d .eos fp ?  _RM0_RM1_rsvd1_rsvd2.eosfx ?  _all  _bit x .eos f ? +?:?G?_CMPC_CMPDT?c?_DBCTLr?? _AQCSFRC _rsvd1 .eosf? _all _bit .eos f? _OSHTLD_GFRCLD_rsvd1.eosf? _all _bit .eos f? _GLD_GLDMODE?_rsvd1_GLDPRD_GLDCNT _rsvd2 .eosf? _all _bit .eos f?  _GPIO0_GPIO1_GPIO2_GPIO3_GPIO4_GPIO5_GPIO6_GPIO7_GPIO8_GPIO9 _GPIO10 _GPIO11 _GPIO12 _GPIO13 _GPIO14_GPIO15_GPIO16_GPIO17_GPIO18_GPIO19_GPIO20_GPIO21_GPIO22_GPIO23_GPIO24_GPIO25_GPIO26_GPIO27_GPIO28_GPIO29_GPIO30_GPIO31.eosf ?  (_all  _bit  .eos f  ?  l_GPIO0_GPIO1_GPIO2_GPIO3_GPIO4_GPIO5_GPIO6_GPIO7_GPIO8_GPIO9 _GPIO10 _GPIO11 _GPIO12 _GPIO13 _GPIO14_GPIO15_GPIO16_GPIO17_GPIO18_GPIO19_GPIO20_GPIO21_GPIO22_GPIO23_GPIO24_GPIO25_GPIO26_GPIO27_GPIO28_GPIO29_GPIO30_GPIO31.eosf( @  t_all  _bit ( .eos fl @  _GPIO0_GPIO1_GPIO2_GPIO3_GPIO4_GPIO5_GPIO6_GPIO7_GPIO8_GPIO9 _GPIO10 _GPIO11 _GPIO12 _GPIO13 _GPIO14_GPIO15_GPIO16_GPIO17_GPIO18_GPIO19_GPIO20_GPIO21_GPIO22_GPIO23_GPIO24_GPIO25_GPIO26_GPIO27_GPIO28_GPIO29_GPIO30_GPIO31.eosft @  _all  _bit t .eos f +@  _GPIO0_GPIO1_GPIO2_GPIO3_GPIO4_GPIO5_GPIO6_GPIO7_GPIO8_GPIO9 _GPIO10 _GPIO11 _GPIO12 _GPIO13 _GPIO14_GPIO15_GPIO16_GPIO17_GPIO18_GPIO19_GPIO20_GPIO21_GPIO22_GPIO23_GPIO24_GPIO25_GPIO26_GPIO27_GPIO28_GPIO29_GPIO30_GPIO31.eosf ;@  _all  _bit  .eos f J@  P_GPIO32_GPIO33_GPIO34_GPIO35_GPIO36_GPIO37_GPIO38_GPIO39_GPIO40_GPIO41 _GPIO42 _GPIO43 _GPIO44 _GPIO45 _GPIO46_GPIO47_GPIO48_GPIO49_GPIO50_GPIO51_GPIO52_GPIO53_GPIO54_GPIO55_GPIO56_GPIO57_GPIO58_GPIO59_GPIO60_GPIO61_GPIO62_GPIO63.eosf  Y@  X_all  _bit   .eos fP g@  _GPIO32_GPIO33_GPIO34_GPIO35_GPIO36_GPIO37_GPIO38_GPIO39_GPIO40_GPIO41 _GPIO42 _GPIO43 _GPIO44 _GPIO45 _GPIO46_GPIO47_GPIO48_GPIO49_GPIO50_GPIO51_GPIO52_GPIO53_GPIO54_GPIO55_GPIO56_GPIO57_GPIO58_GPIO59_GPIO60_GPIO61_GPIO62_GPIO63.eosfX t@  _all  _bit X .eos f @  _GPIO32_GPIO33_GPIO34_GPIO35_GPIO36_GPIO37_GPIO38_GPIO39_GPIO40_GPIO41 _GPIO42 _GPIO43 _GPIO44 _GPIO45 _GPIO46_GPIO47_GPIO48_GPIO49_GPIO50_GPIO51_GPIO52_GPIO53_GPIO54_GPIO55_GPIO56_GPIO57_GPIO58_GPIO59_GPIO60_GPIO61_GPIO62_GPIO63.eosf @  _all  _bit  .eos f @  4_GPIO32_GPIO33_GPIO34_GPIO35_GPIO36_GPIO37_GPIO38_GPIO39_GPIO40_GPIO41 _GPIO42 _GPIO43 _GPIO44 _GPIO45 _GPIO46_GPIO47_GPIO48_GPIO49_GPIO50_GPIO51_GPIO52_GPIO53_GPIO54_GPIO55_GPIO56_GPIO57_GPIO58_GPIO59_GPIO60_GPIO61_GPIO62_GPIO63.eosf @  <_all  _bit  .eos f4 @  _GPIO64_GPIO65_GPIO66_GPIO67_GPIO68_GPIO69_GPIO70_GPIO71_GPIO72_GPIO73 _GPIO74 _GPIO75 _GPIO76 _GPIO77 _GPIO78_GPIO79_GPIO80_GPIO81_GPIO82_GPIO83_GPIO84_GPIO85_GPIO86_GPIO87_GPIO88_GPIO89_GPIO90_GPIO91_GPIO92_GPIO93_GPIO94_GPIO95.eosf< @  _all  _bit < .eos f @  _GPIO64_GPIO65_GPIO66_GPIO67_GPIO68_GPIO69_GPIO70_GPIO71_GPIO72_GPIO73 _GPIO74 _GPIO75 _GPIO76 _GPIO77 _GPIO78_GPIO79_GPIO80_GPIO81_GPIO82_GPIO83_GPIO84_GPIO85_GPIO86_GPIO87_GPIO88_GPIO89_GPIO90_GPIO91_GPIO92_GPIO93_GPIO94_GPIO95.eosf @  _all  _bit  .eos f @  _GPIO64_GPIO65_GPIO66_GPIO67_GPIO68_GPIO69_GPIO70_GPIO71_GPIO72_GPIO73 _GPIO74 _GPIO75 _GPIO76 _GPIO77 _GPIO78_GPIO79_GPIO80_GPIO81_GPIO82_GPIO83_GPIO84_GPIO85_GPIO86_GPIO87_GPIO88_GPIO89_GPIO90_GPIO91_GPIO92_GPIO93_GPIO94_GPIO95.eosf @  _all  _bit  .eos f A  d_GPIO64_GPIO65_GPIO66_GPIO67_GPIO68_GPIO69_GPIO70_GPIO71_GPIO72_GPIO73 _GPIO74 _GPIO75 _GPIO76 _GPIO77 _GPIO78_GPIO79_GPIO80_GPIO81_GPIO82_GPIO83_GPIO84_GPIO85_GPIO86_GPIO87_GPIO88_GPIO89_GPIO90_GPIO91_GPIO92_GPIO93_GPIO94_GPIO95.eosf  A  l_all  _bit   .eos fd &A  _GPIO96_GPIO97_GPIO98_GPIO99_GPIO100_GPIO101_GPIO102_GPIO103_GPIO104_GPIO105 _GPIO106 _GPIO107 _GPIO108 _GPIO109 _GPIO110_GPIO111_GPIO112_GPIO113_GPIO114_GPIO115_GPIO116_GPIO117_GPIO118_GPIO119_GPIO120_GPIO121_GPIO122_GPIO123_GPIO124_GPIO125_GPIO126_GPIO127.eosfl 5A  _all  _bit l .eos f CA  _GPIO96_GPIO97_GPIO98_GPIO99_GPIO100_GPIO101_GPIO102_GPIO103_GPIO104_GPIO105 _GPIO106 _GPIO107 _GPIO108 _GPIO109 _GPIO110_GPIO111_GPIO112_GPIO113_GPIO114_GPIO115_GPIO116_GPIO117_GPIO118_GPIO119_GPIO120_GPIO121_GPIO122_GPIO123_GPIO124_GPIO125_GPIO126_GPIO127.eosf PA   _all  _bit  .eos f \A  H _GPIO96_GPIO97_GPIO98_GPIO99_GPIO100_GPIO101_GPIO102_GPIO103_GPIO104_GPIO105 _GPIO106 _GPIO107 _GPIO108 _GPIO109 _GPIO110_GPIO111_GPIO112_GPIO113_GPIO114_GPIO115_GPIO116_GPIO117_GPIO118_GPIO119_GPIO120_GPIO121_GPIO122_GPIO123_GPIO124_GPIO125_GPIO126_GPIO127.eosf iA  P _all  _bit  .eos fH uA  _GPIO96_GPIO97_GPIO98_GPIO99_GPIO100_GPIO101_GPIO102_GPIO103_GPIO104_GPIO105 _GPIO106 _GPIO107 _GPIO108 _GPIO109 _GPIO110_GPIO111_GPIO112_GPIO113_GPIO114_GPIO115_GPIO116_GPIO117_GPIO118_GPIO119_GPIO120_GPIO121_GPIO122_GPIO123_GPIO124_GPIO125_GPIO126_GPIO127.eosfP A  _all  _bit P .eos f A  _GPIO128_GPIO129_GPIO130_GPIO131_GPIO132_GPIO133_GPIO134_GPIO135_GPIO136_GPIO137 _GPIO138 _GPIO139 _GPIO140 _GPIO141 _GPIO142_GPIO143_GPIO144_GPIO145_GPIO146_GPIO147_GPIO148_GPIO149_GPIO150_GPIO151_GPIO152_GPIO153_GPIO154_GPIO155_GPIO156_GPIO157_GPIO158_GPIO159.eosf A  _all  _bit  .eos f A  ,!_GPIO128_GPIO129_GPIO130_GPIO131_GPIO132_GPIO133_GPIO134_GPIO135_GPIO136_GPIO137 _GPIO138 _GPIO139 _GPIO140 _GPIO141 _GPIO142_GPIO143_GPIO144_GPIO145_GPIO146_GPIO147_GPIO148_GPIO149_GPIO150_GPIO151_GPIO152_GPIO153_GPIO154_GPIO155_GPIO156_GPIO157_GPIO158_GPIO159.eosf A  4!_all  _bit  .eos f,! A  x!_GPIO128_GPIO129_GPIO130_GPIO131_GPIO132_GPIO133_GPIO134_GPIO135_GPIO136_GPIO137 _GPIO138 _GPIO139 _GPIO140 _GPIO141 _GPIO142_GPIO143_GPIO144_GPIO145_GPIO146_GPIO147_GPIO148_GPIO149_GPIO150_GPIO151_GPIO152_GPIO153_GPIO154_GPIO155_GPIO156_GPIO157_GPIO158_GPIO159.eosf4! A  !_all  _bit 4! .eos fx! A  !_GPIO128_GPIO129_GPIO130_GPIO131_GPIO132_GPIO133_GPIO134_GPIO135_GPIO136_GPIO137 _GPIO138 _GPIO139 _GPIO140 _GPIO141 _GPIO142_GPIO143_GPIO144_GPIO145_GPIO146_GPIO147_GPIO148_GPIO149_GPIO150_GPIO151_GPIO152_GPIO153_GPIO154_GPIO155_GPIO156_GPIO157_GPIO158_GPIO159.eosf! A  !_all  _bit ! .eos f! B  "_GPIO160_GPIO161_GPIO162_GPIO163_GPIO164_GPIO165_GPIO166_GPIO167_GPIO168_rsvd1 _rsvd2 _rsvd3 _rsvd4 _rsvd5 _rsvd6_rsvd7_rsvd8_rsvd9_rsvd10_rsvd11_rsvd12_rsvd13_rsvd14_rsvd15_rsvd16_rsvd17_rsvd18_rsvd19_rsvd20_rsvd21_rsvd22_rsvd23.eosf! B  "_all  _bit ! .eos f" B  \"_GPIO160_GPIO161_GPIO162_GPIO163_GPIO164_GPIO165_GPIO166_GPIO167_GPIO168_rsvd1 _rsvd2 _rsvd3 _rsvd4 _rsvd5 _rsvd6_rsvd7_rsvd8_rsvd9_rsvd10_rsvd11_rsvd12_rsvd13_rsvd14_rsvd15_rsvd16_rsvd17_rsvd18_rsvd19_rsvd20_rsvd21_rsvd22_rsvd23.eosf" ,B  d"_all  _bit " .eos f\" 8B  "_GPIO160_GPIO161_GPIO162_GPIO163_GPIO164_GPIO165_GPIO166_GPIO167_GPIO168_rsvd1 _rsvd2 _rsvd3 _rsvd4 _rsvd5 _rsvd6_rsvd7_rsvd8_rsvd9_rsvd10_rsvd11_rsvd12_rsvd13_rsvd14_rsvd15_rsvd16_rsvd17_rsvd18_rsvd19_rsvd20_rsvd21_rsvd22_rsvd23.eosfd" EB  "_all  _bit d" .eos f" QB  "_GPIO160_GPIO161_GPIO162_GPIO163_GPIO164_GPIO165_GPIO166_GPIO167_GPIO168_rsvd1 _rsvd2 _rsvd3 _rsvd4 _rsvd5 _rsvd6_rsvd7_rsvd8_rsvd9_rsvd10_rsvd11_rsvd12_rsvd13_rsvd14_rsvd15_rsvd16_rsvd17_rsvd18_rsvd19_rsvd20_rsvd21_rsvd22_rsvd23.eosf" aB  "_all  _bit " .eos f" pB  @#_GPIO0_GPIO1_GPIO2_GPIO3_GPIO4_GPIO5_GPIO6_GPIO7_GPIO8_GPIO9 _GPIO10 _GPIO11 _GPIO12 _GPIO13 _GPIO14_GPIO15_GPIO16_GPIO17_GPIO18_GPIO19_GPIO20_GPIO21_GPIO22_GPIO23_GPIO24_GPIO25_GPIO26_GPIO27_GPIO28_GPIO29_GPIO30_GPIO31.eosf" B  H#_all  _bit " .eos f@# B  #_GPIO32_GPIO33_GPIO34_GPIO35_GPIO36_GPIO37_GPIO38_GPIO39_GPIO40_GPIO41 _GPIO42 _GPIO43 _GPIO44 _GPIO45 _GPIO46_GPIO47_GPIO48_GPIO49_GPIO50_GPIO51_GPIO52_GPIO53_GPIO54_GPIO55_GPIO56_GPIO57_GPIO58_GPIO59_GPIO60_GPIO61_GPIO62_GPIO63.eosfH# B  #_all  _bit H# .eos f# B #_GPADAT l _GPASET  B@   B`  _GPBDAT  _GPBSET  B P B 4 _GPCDAT  _GPCSET   B@  B` d _GPDDAT  _GPDSET H C  C  _GPEDAT ,! _GPESET  x! C@  $C` ! _GPFDAT \" _GPFSET " /C " 9C " .eosf#DC  #VCeCtC_rsvd1CC C _rsvd2 CCC_rsvd3CCC_rsvd4.eosf# D  #_all  _bit # .eos f# D  $-DIII_rsvd1.eosf$ TI  %_all  _bit $ .eos f$ aI  (%oIyIIIIIIIII I I I I I J_rsvd1.eosf% J  0%_all  _bit % .eos f(% "J  V%0J:JDJNJXJbJlJvJJJ J J J J JJ_rsvd1.eosf0% J  ^%_all  _bit 0% .eos fV% J  %JJKKK#K -K 7KAKKKUK`KkKvKKK.eosf^% K  %_all  _bit ^% .eos f% K %_EDGMODE_CTLMODE_HRLOAD_SELOUTBK_SWAPABKK _HRLOADB _rsvd1 _rsvd2.eosf%K %_all _bit %.eos f%K %_HRMSTEP_rsvd1.eosf%K %_all _bit %.eos f%K %_HRPE_rsvd1L_rsvd2L_rsvd3 .eosf%L %_all _bit %.eos f%*L %_rsvd1_rsvd2_rsvd3_rsvd4_rsvd5_rsvd6_rsvd7 6L.eosf%@L %_all _bit %.eos f%KL %_DATA_rsvd1.eosf%XL &_all _bit %.eos f%dL &_DATA_rsvd1.eosf&qL &_all _bit &.eos f&}L &_BC_rsvd1.eosf&L  &_all _bit &.eos f&L 2&_RXFFILLL_RXFFINT_RXFFST_RXFFRST _rsvd1.eosf &L :&_all _bit  &.eos f2&L N&_TXFFILLL_TXFFINT_TXFFST_TXFFRST _I2CFFEN_rsvd1.eosf:&L V&_all _bit :&.eos fN&L j&_ARBL_NACK_ARDY_RRDY_XRDY_SCD_AAS_rsvd1 .eosfV&M r&_all _bit V&.eos fj&M ~&_INTCODE_rsvd1_rsvd2_rsvd3 .eosfr&!M &_all _bit r&.eos f~&.M &_BC_FDF_STB_IRS_DLB_RM_XA_TRX _MST _STP _rsvd1 _STT _FREE_NACKMOD.eosf&;M &_all _bit &.eos f&GM &_OAR _rsvd1 .eosf&TM &_all _bit &.eos f&`M &_IPSC_rsvd1.eosf&mM &_all _bit &.eos f&yM &_SAR _rsvd1 .eosf&M &_all _bit &.eos f&M '_ARBL_NACK_ARDY_RRDY_XRDY_SCD_rsvd1_AD0_AAS _XSMT _RSFULL _BB _NACKSNT _SDIR_rsvd2.eosf&M '_all _bit &.eos f'M  ,'_I2COAR &_I2CIER j&_I2CSTR '_I2CCLKL0_I2CCLKH@_I2CCNTP_I2CDRR` %_I2CSARp &_I2CDXR &_I2CMDR &_I2CISRC ~&_I2CEMDR &_I2CPSC &_rsvd1>0_I2CFFTX N&_I2CFFRX 2&.eosf' M  :'MMM_rsvd1 _rsvd2.eosf,' M  H'MNN_rsvd1 _rsvd2.eosf:' N  P'_all  _bit :' .eos fH' .N  X'_all  _bit ,' .eos fP' ;N  f'MNZNgN_rsvd1 _rsvd2.eosfX' tN  n'_all  _bit X' .eos ff' N  |'_AT_LT_WR_rsvd1 _rsvd2.eosfn' N  '_all  _bit n' .eos f|' N  '_ADDR_rsvd1 .eosf' N  '_all  _bit ' .eos f' N  '_IPC0_IPC1_IPC2_IPC3_IPC4_IPC5_IPC6_IPC7_IPC8_IPC9 _IPC10 _IPC11 _IPC12 _IPC13 _IPC14_IPC15_IPC16_IPC17_IPC18_IPC19_IPC20_IPC21_IPC22_IPC23_IPC24_IPC25_IPC26_IPC27_IPC28_IPC29_IPC30_IPC31.eosf' N  '_all  _bit ' .eos f' N  $(_IPC0_IPC1_IPC2_IPC3_IPC4_IPC5_IPC6_IPC7_IPC8_IPC9 _IPC10 _IPC11 _IPC12 _IPC13 _IPC14_IPC15_IPC16_IPC17_IPC18_IPC19_IPC20_IPC21_IPC22_IPC23_IPC24_IPC25_IPC26_IPC27_IPC28_IPC29_IPC30_IPC31.eosf' N  ,(_all  _bit ' .eos f$( N  p(_IPC0_IPC1_IPC2_IPC3_IPC4_IPC5_IPC6_IPC7_IPC8_IPC9 _IPC10 _IPC11 _IPC12 _IPC13 _IPC14_IPC15_IPC16_IPC17_IPC18_IPC19_IPC20_IPC21_IPC22_IPC23_IPC24_IPC25_IPC26_IPC27_IPC28_IPC29_IPC30_IPC31.eosf,( O  x(_all  _bit ,( .eos fp( O  (_IPC0_IPC1_IPC2_IPC3_IPC4_IPC5_IPC6_IPC7_IPC8_IPC9 _IPC10 _IPC11 _IPC12 _IPC13 _IPC14_IPC15_IPC16_IPC17_IPC18_IPC19_IPC20_IPC21_IPC22_IPC23_IPC24_IPC25_IPC26_IPC27_IPC28_IPC29_IPC30_IPC31.eosfx( O  (_all  _bit x( .eos f( +O  )_IPC0_IPC1_IPC2_IPC3_IPC4_IPC5_IPC6_IPC7_IPC8_IPC9 _IPC10 _IPC11 _IPC12 _IPC13 _IPC14_IPC15_IPC16_IPC17_IPC18_IPC19_IPC20_IPC21_IPC22_IPC23_IPC24_IPC25_IPC26_IPC27_IPC28_IPC29_IPC30_IPC31.eosf( 8O  )_all  _bit ( .eos f) DO `:)_IPCACK ' _IPCSTS ) _IPCSET@ ( _IPCCLR` $( _IPCFLG p( _rsvd1> SO `O mO yO  O@ O` O O O O O O  O@ 7 .eosf)`O  D) P_rsvd1 _rsvd2.eosf:) P  L)_all  _bit :) .eos fD) "P  ^)_LPM.P_rsvd1_WDINTE9P_rsvd2 CP.eosfL) MP  f)_all  _bit L) .eos f^) XP  )jPyP_rsvd1PP _rsvd2 PP_rsvd3PP_rsvd4.eosff) P  )_all  _bit f) .eos f) P  )QQ_rsvd1#Q2Q _rsvd2 _rsvd3.eosf) AQ  )_all  _bit ) .eos f) RQ  )bQnQzQQQQ_rsvd1 _rsvd2.eosf) Q  )_all  _bit ) .eos f) Q  )QQQQQR_rsvd1 _rsvd2.eosf) R  )_all  _bit ) .eos f) R  )2R@RNR\RjRxR_rsvd1 _rsvd2.eosf) R  )_all  _bit ) .eos f) R  *RRRRRR_rsvd1 _rsvd2.eosf) R  *_all  _bit ) .eos f * R  (*RSSS$S.S_rsvd1 _rsvd2.eosf* 8S  0*_all  _bit * .eos f(* ES  D*SS]SgSqS{SS _rsvd1 _rsvd2.eosf0* S  L*_all  _bit 0* .eos fD* S  `*SSSSSS _rsvd1 _rsvd2.eosfL* S  h*_all  _bit L* .eos f`* S  v*T TT_rsvd1 _rsvd2.eosfh* T  ~*_all  _bit h* .eos fv* *T  *T TT_rsvd1 _rsvd2.eosf~* 7T  *_all  _bit ~* .eos f* CT  *T TT_rsvd1 _rsvd2.eosf* RT  *_all  _bit * .eos f* `T  *T TT_rsvd1 _rsvd2.eosf* mT  *_all  _bit * .eos f* yT  *_MCLKSTS_MCLKCLR_MCLKOFF_OSCOFF_rsvd1 _rsvd2.eosf* T  *_all  _bit * .eos f* T *_RMCM_rsvd1_RCBLK_RPABLK_RPBBLK_RMCME _rsvd2 .eosf*T *_all _bit *.eos f*T +_XMCM_XCBLK_XPABLK_XPBBLK_XMCME _rsvd1 .eosf*T  +_all _bit *.eos f+T +1'_IACKE_rsvd1 .eosf +T +_all _bit  +.eos f+T H+T B T B T@ jB U` U U _rsvd1>@_CERRFLG  _CERRSET   _CERRCLR@  (U` _rsvd2>`_CERRCNT 4U ?U   +@ p `  _CEINTEN  _rsvd3>`.eosf+IU +_DxLOCK  WU  _rsvd1@>@aU j _rsvd2>`_DxTEST  _DxINIT   mU@  _rsvd3`> _LSxLOCK (* yU  ) _LSxMSEL@ D* U` ) U ) U ) _rsvd4>@_LSxTEST `* _LSxINIT   * U@ ) _rsvd5`> _GSxLOCK (% U  $ _GSxMSEL@ V% _rsvd6`> U # U $ U D$ U p$ _GSxTEST % _GSxINIT  $ U@ $ _rsvd7`>V , V  , V@ , _rsvd8`> .eosfH+$V +_XINT_rsvd1_RINT_rsvd2 .eosf+1V +_all _bit +.eos f+=V +_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf+LV +_all _bit +.eos f+ZV +_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf+fV +_all _bit +.eos f+qV +_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf+|V ,_all _bit +.eos f+V ,_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf,V  ,_all _bit ,.eos f,V 6,_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf ,V >,_all _bit  ,.eos f6,V T,_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf>,V \,_all _bit >,.eos fT,V r,_INT1_INT2_INT3_INT4_INT5_INT6_INT7_INT8_rsvd1.eosf\,V z,_all _bit \,.eos fr,V ,V_rsvd1_OVRINTE_PERINTEV _ONESHOT W _SYNCE _SYNCSEL  W_CHINTE.eosfz,W ,_all _bit z,.eos f,!W  ,4WGW[W_rsvd1_rsvd2_rsvd3 _rsvd4.eosf, oW  ,_all  _bit , .eos f, W  ,WWW_rsvd1_rsvd2_rsvd3 _rsvd4.eosf, W  ,_all  _bit , .eos f, W  ,WWW_rsvd1_rsvd2_rsvd3 _rsvd4.eosf, X  ,_all  _bit , .eos f, X @0-_DRR2 0_DRR1  _DXR2 P_DXR10 @_SPCR2@ >_SPCR1P >_RCR2` 8_RCR1p 8_XCR2 FC_XCR1 .C_SRGR2 ?_SRGR1 ?_MCR2 +_MCR1 *_RCERA_RCERB_XCERA_XCERB_PCR  T0_RCERC0_RCERD@_XCERCP_XCERD`_RCEREp_RCERF_XCERE_XCERF_RCERG_RCERH_XCERG_XCERH_rsvd1>@_MFFINT0 +.eosf,@%X  L-_CPUREAD TTT3X=XHX_rsvd1_rsvd2_rsvd3 _rsvd4 _rsvd5.eosf0- SX  T-_all  _bit 0- .eos fL- `X  p-_CPUREAD TTT3X=XHX_rsvd1_rsvd2_rsvd3 _rsvd4 _rsvd5.eosfT- nX  x-_all  _bit T- .eos fp- {X  -_CPUREAD TTT3X=XHX_rsvd1_rsvd2_rsvd3 _rsvd4 _rsvd5.eosfx- X  -_all  _bit x- .eos f- X  -_CPUREAD TTT3X=XHX_rsvd1_rsvd2_rsvd3 _rsvd4 _rsvd5.eosf- X  -_all  _bit - .eos f- X -_NMIE_rsvd1.eosf-X -_all _bit -.eos f-X -_NMIINTXXXX YY_rsvd1_rsvd2(Y 3Y _OVF _rsvd3 .eosf-AY -_all _bit -.eos f-PY ._rsvd1XXXX YY_rsvd2_rsvd3(Y 3Y _OVF _rsvd4 .eosf-`Y ._all _bit -.eos f.oY :._NMIINTXXXX YY_rsvd1_rsvd2(Y 3Y _rsvd3 _rsvd4 .eosf.|Y B._all _bit ..eos f:.Y `._rsvd1XXXX YY_rsvd2_rsvd3(Y 3Y _OVF _rsvd4 .eosfB.Y h._all _bit B..eos f`.Y pz._NMICFG -_NMIFLG :.Y -Y0 .Y@YPY` `..eosfh.pY ._CHPEN_OSHTWTH_CHPFREQ_CHPDUTY_rsvd1 .eosfz.Y ._all _bit z..eos f.Z  ._CLA1_rsvd1_DMAZZ)Z_rsvd2 _HRPWM_rsvd34Z?Z_rsvd4 .eosf. KZ  ._all  _bit . .eos f. XZ  ._CAN_A_CAN_B_rsvd1_rsvd2_rsvd3 _rsvd4.eosf. gZ  ._all  _bit . .eos f. uZ  ._McBSP_A_McBSP_B_rsvd1_USB_A_rsvd2_rsvd3.eosf. Z  ._all  _bit . .eos f. Z  ._uPP_A_rsvd1_rsvd2_rsvd3.eosf. Z  ._all  _bit . .eos f. Z  /_ADC_A_ADC_B_ADC_C_ADC_D_rsvd1 _rsvd2.eosf. Z  /_all  _bit . .eos f/ Z  (/_CMPSS1_CMPSS2_CMPSS3_CMPSS4_CMPSS5_CMPSS6_CMPSS7_CMPSS8_rsvd1_rsvd2.eosf/ Z  0/_all  _bit / .eos f(/ Z  H/_rsvd1_rsvd2_rsvd3_rsvd4_rsvd5 _DAC_A_DAC_B_DAC_C_rsvd6_rsvd7 .eosf0/ Z  P/_all  _bit 0/ .eos fH/ [  \/_EMIF1_EMIF2_rsvd1_rsvd2.eosfP/ [  d/_all  _bit P/ .eos f\/ ![  /_EPWM1_EPWM2_EPWM3_EPWM4_EPWM5_EPWM6_EPWM7_EPWM8_EPWM9_EPWM10 _EPWM11 _EPWM12 _rsvd1 _rsvd2 _rsvd3_rsvd4_rsvd5.eosfd/ /[  /_all  _bit d/ .eos f/ <[  /_ECAP1_ECAP2_ECAP3_ECAP4_ECAP5_ECAP6_rsvd1_rsvd2_rsvd3_rsvd4.eosf/ J[  /_all  _bit / .eos f/ W[  /_EQEP1_EQEP2_EQEP3_rsvd1_rsvd2 _rsvd3.eosf/ e[  /_all  _bit / .eos f/ r[  /_SD1_SD2_rsvd1_rsvd2_rsvd3_rsvd4_rsvd5_rsvd6_rsvd7_rsvd8.eosf/ [  /_all  _bit / .eos f/ [  /_SCI_A_SCI_B_SCI_C_SCI_D_rsvd1 _rsvd2.eosf/ [  0_all  _bit / .eos f/ [  0_SPI_A_SPI_B_SPI_C_rsvd1_rsvd2 _rsvd3_rsvd4_rsvd5.eosf0 [  0_all  _bit 0 .eos f0 [  .0_I2C_A_I2C_B_rsvd1_rsvd2_rsvd3_rsvd4.eosf0 [  60_all  _bit 0 .eos f.0 [ T0_CLKRP_CLKXP_FSRP_FSXP_rsvd1_rsvd2_rsvd3_SCLKME_CLKRM_CLKXM _FSRM _FSXM _rsvd4 .eosf60_PCR_REG \0_all _bit 60.eos fT0[  n0[_rsvd1\_rsvd2\_rsvd3 _rsvd4.eosf\0 !\  v0_all  _bit \0 .eos fn0 3\ 0_ACK1_ACK2_ACK3_ACK4_ACK5_ACK6_ACK7_ACK8_ACK9_ACK10 _ACK11 _ACK12 _rsvd1 .eosfv0@\ 0_all _bit v0.eos f0L\ 0_ENPIE_PIEVECT.eosf0Z\ 0_all _bit 0.eos f0g\ 0_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf0v\ 0_all _bit 0.eos f0\ 0_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf0\ 1_all _bit 0.eos f0\ (1_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf1\ 01_all _bit 1.eos f(1\ T1_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf01\ \1_all _bit 01.eos fT1\ 1_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf\1\ 1_all _bit \1.eos f1\ 1_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf1] 1_all _bit 1.eos f1] 1_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf1] 1_all _bit 1.eos f1*] 2_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf18]  2_all _bit 1.eos f2E] 02_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf 2S] 82_all _bit  2.eos f02`] \2_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf82n] d2_all _bit 82.eos f\2{] 2_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosfd2] 2_all _bit d2.eos f2] 2_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf2] 2_all _bit 2.eos f2] 2_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf2] 2_all _bit 2.eos f2]  3_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf2] 3_all _bit 2.eos f 3] 83_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf3] @3_all _bit 3.eos f83^ d3_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf@3^ l3_all _bit @3.eos fd3#^ 3_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosfl31^ 3_all _bit l3.eos f3>^ 3_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf3L^ 3_all _bit 3.eos f3Y^ 3_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf3g^ 3_all _bit 3.eos f3t^ 4_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf3^ 4_all _bit 3.eos f4^ @4_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf4^ H4_all _bit 4.eos f@4^ l4_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosfH4^ t4_all _bit H4.eos fl4^ 4_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosft4^ 4_all _bit t4.eos f4^ 4_INTx1_INTx2_INTx3_INTx4_INTx5_INTx6_INTx7_INTx8_INTx9_INTx10 _INTx11 _INTx12 _INTx13 _INTx14 _INTx15_INTx16.eosf4^ 4_all _bit 4.eos f4^  4_ADDR_rsvd1 .eosf4 _  4_all  _bit 4 .eos f4 _ 5_PIECTRL 0_PIEACK 0_PIEIER1 T1_PIEIFR10 d3_PIEIER2@ 1_PIEIFR2P 3_PIEIER3` 1_PIEIFR3p 3_PIEIER4 1_PIEIFR4 3_PIEIER5 2_PIEIFR5 4_PIEIER6 02_PIEIFR6 @4_PIEIER7 \2_PIEIFR7 l4_PIEIER8 2_PIEIFR8 4_PIEIER9  2_PIEIFR90 4-_@ 07_P 2A_` 0K_p  3U_ (1__ 83.eosf4i_ 6y_ _  _@ _` _ _ _ _ ` $`  8`@ L`` `` t` ` ` ` _EMU_INT  _NMI_INT@ `` ` ` ` ` ` `  `@ `` a a a +a 7a Ba  Ma@ Xa` ca na ya a a a  a@ a` a a a a a b  b@ b` +b 6b Ab Lb Wb bb  mb@ xb` b b b b b b  b@ b` b c c 2c Fc  Sc  `c@  mc`  zc  c  c  c  c  c  c@  c`  c  c  d  d  ,d  6d  Ed@  Od`  ^d  kd  xd  d  d  d  d@  d`  d  d  d  d  d  e  e@  e`  )e  7e  Be  Me  Xe de  pe@ |e` e e e e e e  e@ e` e _VCU_INT e f f 1f  Ef@ Yf` mf wf f f f f  f@ f` f f f g g +g  7g@ Cg` Og cg wg g g g  g@ g` g h h +h _SD1_INT _SD2_INT  ?h@ Sh` gh {h h h h h  h@ h` h i !i 5i Ii ]i  qi@ i` i i i i i i  j@ %j` 9j Mj aj uj j j  j@ j` j j k k )k 7k  Bk@ Mk` Xk fk qk |k k k  k@ k` k k k l 'l 7l  Rl@ ol` l l l l .eosf5l  6_LSW_MSW.eosf6 _PRD_REG  6_all  _bit 6 .eos f6 l 6l_rsvd1.eosf6l 6_all _bit 6.eos f6m 7#m_rsvd1.m_rsvd2 .eosf6@m  7_all _bit 6.eos f7Rm  7_SEM_rsvd1_KEY.eosf 7 dm  7_all  _bit  7 .eos f7 um *7_UPPS_CCPS_rsvd1_CEN.eosf7m 27_all _bit 7.eos f*7m P7_INT_PCE_PHE_QDC_WTO_PCU_PCO_PCR_PCM_SEL _IEL _UTO _rsvd1 .eosf27m X7_all _bit 27.eos fP7m r7_rsvd1_QSP_QIP_QBP_QAP_IGATE _SWAP _XCR _SPSEL _SOEN _QSRC.eosfX7m z7_all _bit X7.eos fr7m 7_rsvd1_PCE_QPE_QDC_WTO_PCU_PCO_PCR_PCM_SEL _IEL _UTO _rsvd2 .eosfz7m 7_all _bit z7.eos f7m 7_WDE_UTE_QCLM_QPEN_IEL_SEL_SWI_IEI_SEI _PCRM 3.eosf7m 7_all _bit 7.eos f7m 7_PCEF_FIMF_CDEF_COEF_QDLF_QDF_FIDF_UPEVNT_rsvd1.eosf7m 7_all _bit 7.eos f7 n 7_INT_PCE_PHE_QDC_WTO_PCU_PCO_PCR_PCM_SEL _IEL _UTO _rsvd1 .eosf7n 8_all _bit 7.eos f7n $8_rsvd1_PCE_PHE_QDC_WTO_PCU_PCO_PCR_PCM_SEL _IEL _UTO _rsvd2 .eosf8)n ,8_all _bit 8.eos f$83n :8_PCSPW _PCE _PCPOL _PCLOAD_PCSHDW.eosf,8An B8_all _bit ,8.eos f:8Nn J8_DELAY _rsvd1 .eosfB8]n R8_all _bit B8.eos fJ8kn Z8_DELAY _rsvd1 .eosfR8zn b8_all _bit R8.eos fZ8n  |8nnnnnn n n_rsvd1 n_rsvd2.eosfb8 o  8_all  _bit b8 .eos f|8 o 8_rsvd1_RWDLEN1_RFRLEN1_rsvd2.eosf8#o 8_all _bit 8.eos f8-o 8_RDATDLY_RFIG8o_RWDLEN2_RFRLEN2_RPHASE.eosf8Bo 8_all _bit 8.eos f8Lo  8Wogowo_FR_BE.eosf8 o  8_all  _bit 8 .eos f8 o  8_POR_XRSn_WDRSno_rsvd1_HWBISTno_rsvd2o_rsvd3 _rsvd4oo.eosf8 o  8_all  _bit 8 .eos f8 o 8_SCICHARop p_PARITYp_rsvd1.eosf8 p 9_all _bit 8.eos f8,p 9_RXENA_TXENA_SLEEP_TXWAKE_rsvd1_SWRESET:p_rsvd2 .eosf9Gp "9_all _bit 9.eos f9Tp 29bplp_rsvd1_TXEMPTY_TXRDY_rsvd2.eosf"9xp :9_all _bit "9.eos f29p H9_FFTXDLY_rsvd1_CDC _ABDCLR_ABD.eosf:9p P9_all _bit :9.eos fH9p d9_RXFFILLL_RXFFINT_RXFFSTp p_RXFFOVF.eosfP9p l9_all _bit P9.eos fd9p 9_TXFFILLL_TXFFINT_TXFFSTp p_SCIRST.eosfl9p 9_all _bit l9.eos f9q 9_BAUD_rsvd1.eosf9q 9_all _bit 9.eos f9$q 9_BAUD_rsvd1.eosf93q 9_all _bit 9.eos f9Aq 9_rsvd1&_rsvd2_rsvd3.eosf9Nq 9_all _bit 9.eos f9Zq 9_SAR_rsvd1_SCIFFPE_SCIFFFE.eosf9iq 9_all _bit 9.eos f9wq 9_ERXDT_rsvd1.eosf9q 9_all _bit 9.eos f9q 9_rsvd1_RXWAKE_PE_OE_FE_BRKDT_RXRDY_RXERROR_rsvd2.eosf9q 9_all _bit 9.eos f9q :_TXDT_rsvd1.eosf9q :_all _bit 9.eos f:q 0:_SCICCR 8_SCICTL1 9q 9q0 9_SCICTL2@ 29_SCIRXSTP 9q` 9qp 9_rsvd1q :_SCIFFTX 9_SCIFFRX d9_SCIFFCT H9_rsvd2> _SCIPRI 9.eosf:r <:r_WDENINT_WDINTS_rsvd1 .eosf0:r D:_all _bit 0:.eos f<:)r L:_HLT_rsvd1.eosfD:7r T:_all _bit D:.eos fL:Dr \:_HLT_rsvd1.eosfT:Rr d:_all _bit T:.eos f\:_r l:_HLT_rsvd1.eosfd:mr t:_all _bit d:.eos fl:zr |:_HLT_rsvd1.eosft:r :_all _bit t:.eos f|:r :_LLT_rsvd1.eosf:r :_all _bit :.eos f:r :_LLT_rsvd1.eosf:r :_all _bit :.eos f:r :_LLT_rsvd1.eosf:r :_all _bit :.eos f:r :_LLT_rsvd1.eosf:r :_all _bit :.eos f:s :_COSR_IEH_IEL_CS1_CS0_MFIE _rsvd1 .eosf:s :_all _bit :.eos f:s :_COSR_IEH_IEL_CS1_CS0_MFIE _rsvd1 .eosf:-s :_all _bit :.eos f:;s ;_COSR_IEH_IEL_CS1_CS0_MFIE _rsvd1 .eosf:Js  ;_all _bit :.eos f;Xs ;_COSR_IEH_IEL_CS1_CS0_MFIE _rsvd1 .eosf ;gs $;_all _bit  ;.eos f;us 2;_MOD_rsvd1_rsvd2_rsvd3_MS .eosf$;s :;_all _bit $;.eos f2;s H;_MOD_rsvd1_rsvd2_rsvd3_MS .eosf:;s P;_all _bit :;.eos fH;s ^;_MOD_rsvd1_rsvd2_rsvd3_MS .eosfP;s f;_all _bit P;.eos f^;s t;_MOD_rsvd1_rsvd2_rsvd3_MS .eosff;s |;_all _bit f;.eos ft;s ;_rsvd1 _MIE _rsvd2_rsvd3.eosf|;t ;_all _bit |;.eos f;t  ;_DATA16t.eosf; (t  ;_all  _bit ; .eos f; 5t  ;_DATA16t.eosf; Ct  ;_all  _bit ; .eos f; Pt  ;_DATA16t.eosf; ^t  ;_all  _bit ; .eos f; kt  ;_DATA16t.eosf; yt  ;_all  _bit ; .eos f; t ;_DOSR_FEN_AE _SST t _rsvd1 .eosf;t ;_all _bit ;.eos f;t ;_DOSR_FEN_AE _SST t _rsvd1 .eosf;t <_all _bit ;.eos f;t <_DOSR_FEN_AE _SST t _rsvd1 .eosf<t <_all _bit <.eos f<t (<_DOSR_FEN_AE _SST t _rsvd1 .eosf<t 0<_all _bit <.eos f(< u <_SDIFLG < u < _SDCTL@ ;_rsvd1P"u` V=,up =_rsvd2>6u 2;Bu ;Mu  <_SDCMPH10 L:_SDCMPL1@ :WuP :_SDDATA1` ; _rsvd3>au H;mu ;xu   =_SDCMPH20 \:_SDCMPL2@ :uP :_SDDATA2` ; _rsvd4>u ^;u <u  "=_SDCMPH30 l:_SDCMPL3@ :uP ;_SDDATA3` ; _rsvd5>u t;u (<u  :=_SDCMPH40 |:_SDCMPL4@ :uP ;_SDDATA4` ; _rsvd6>8.eosf0<u  <_IFH1_IFL1_IFH2_IFL2_IFH3_IFL3_IFH4_IFL4_MF1_MF2 _MF3 _MF4 _AF1 _AF2 _AF3_AF4_rsvd1_MIF.eosf< u  <_all  _bit < .eos f< v  <_IFH1_IFL1_IFH2_IFL2_IFH3_IFL3_IFH4_IFL4_MF1_MF2 _MF3 _MF4 _AF1 _AF2 _AF3_AF4_rsvd1_MIF.eosf< v  <_all  _bit < .eos f< v <_rsvd1_rsvd2_rsvd3_rsvd4 _DR _SH .eosf<)v <_all _bit <.eos f<7v  =_rsvd1_rsvd2_rsvd3_rsvd4 _DR _SH .eosf<Fv =_all _bit <.eos f =Tv "=_rsvd1_rsvd2_rsvd3_rsvd4 _DR _SH .eosf=cv *=_all _bit =.eos f"=qv :=_rsvd1_rsvd2_rsvd3_rsvd4 _DR _SH .eosf*=v B=_all _bit *=.eos f:=v V=_rsvd1_rsvd2_rsvd3_rsvd4 _rsvd5 _MFE _rsvd6 _rsvd7 .eosfB=v ^=_all _bit B=.eos fV=v  =v_rsvd1_IBANK_rsvd2v_CL _rsvd3 _rsvd4 _NM_rsvd5_rsvd6_rsvd7_rsvd8_rsvd9_rsvd10_rsvd11_PDWR_PD_SR.eosf^= v  =_all  _bit ^= .eos f= v  =v _rsvd1 _rsvd2_rsvd3 .eosf= v  =_all  _bit = .eos f= w  =_rsvd1_T_RRD_rsvd2_T_RC_T_RAS _T_WR_rsvd3_T_RCD_rsvd4_T_RP_T_RFC.eosf= w  =_all  _bit = .eos f= +w  =_T_XS_rsvd1 _rsvd2.eosf= >w  =_all  _bit = .eos f= Pw =_rsvd1_MAF1_MAF2 _MAF3 _MAF4 _MAL1 _MAL2 _MAL3_MAL4.eosf=_w =_all _bit =.eos f=mw  >_PF1SEL_PF2SEL_rsvd1_rsvd2_rsvd3_rsvd4 _rsvd5 _rsvd6_rsvd7.eosf= {w  >_all  _bit = .eos f > w  8>wwwwww w wxx#x1x?xMx[x_rsvd1.eosf> ix  @>_all  _bit > .eos f8> wx  X>_TASK1_TASK2_TASK3_TASK4_TASK5_TASK6_TASK7_TASK8_rsvd1_rsvd2.eosf@> x  `>_all  _bit @> .eos fX> x  x>_TASK1_TASK2_TASK3_TASK4_TASK5_TASK6_TASK7_TASK8_rsvd1_rsvd2.eosf`> x  >_all  _bit `> .eos fx> x >_RRST_RRDY_RFULLx_RINTM_rsvd1_DXENA_rsvd2_CLKSTP _RJUST _DLB.eosf>x >_all _bit >.eos f>x >_XRST_XRDY_XEMPTYx_XINTM_GRST_FRST_SOFT_FREE _rsvd1 .eosf>x >_all _bit >.eos f>x >y_rsvd1 .eosf>y >_all _bit >.eos f> y >_SPICHAR_SPILBK_rsvd1-y:y_rsvd2.eosf>Fy >_all _bit >.eos f>Ry >_y_TALKjyxyy_rsvd1 .eosf>y ?_all _bit >.eos f>y  ?_TXDLY_rsvd1.eosf?y ?_all _bit ?.eos f ?y &?_RXFFILLL_RXFFINT_RXFFSTp y_RXFFOVF.eosf?y .?_all _bit ?.eos f&?y B?_TXFFILLL_TXFFINT_TXFFST_TXFIFO y_SPIRST.eosf.?y J?_all _bit .?.eos fB?z \?_TRIWIRE_STEINV_rsvd1_FREE_SOFTz_rsvd2 .eosfJ?z d?_all _bit J?.eos f\?(z r?_rsvd15zCzMz_rsvd2.eosfd?[z z?_all _bit d?.eos fr?gz ?_SPICCR >_SPICTL >_SPISTS r?_rsvd10_SPIBRR@ >_rsvd2Pqz`{zpz_SPIDAT_SPIFFTX B?_SPIFFRX &?_SPIFFCT  ?_rsvd3> _SPIPRI \?.eosfz?z ?_CLKGDV_FWID.eosf?z ?_all _bit ?.eos f?z ?_FPER _FSGM _CLKSM _rsvd1_GSYNC.eosf?z ?_all _bit ?.eos f?z  ?z_rsvd1 _rsvd2.eosf? z  ?_all  _bit ? .eos f? z  ?_PLLENr_rsvd1_rsvd2.eosf? {  ?_all  _bit ? .eos f? {  ?_IMULT_rsvd1_FMULT_rsvd2 _rsvd3.eosf? "{  ?_all  _bit ? .eos f? 2{  @_LOCKS_SLIPS_rsvd1_rsvd2.eosf? B{  @_all  _bit ? .eos f @ Q{ $@_rsvd1^{l{z{_rsvd2{ {.eosf@{ ,@_all _bit @.eos f$@{ B@_CTRMODE_PHSEN_PRDLD{_SWFSYNC{_CLKDIV _PHSDIR 3.eosf,@{ J@_all _bit ,@.eos fB@{  R@_TBPHSHR_TBPHS.eosfJ@ {  Z@_all  _bit J@ .eos fR@ { f@_CTRDIR_SYNCI_CTRMAX_rsvd1 .eosfZ@{ n@_all _bit Z@.eos ff@| @_rsvd1_TSS_TRB_rsvd2_SOFT _FREE _rsvd3 _TIE_TIF.eosfn@_TCR_REG @_all _bit n@.eos f@ |  @_LSW_MSW.eosf@ _TIM_REG  @_all  _bit @ .eos f@ |  @%|4|_rsvd1 _rsvd2.eosf@ E|  @_all  _bit @ .eos f@ U| @_TDDRH_PSCH.eosf@`| @_all _bit @.eos f@j| @_TDDR_PSC.eosf@_TPR_REG @_all _bit @.eos f@t| @_CBC1_CBC2_CBC3_CBC4_CBC5_CBC6_DCAEVT2_DCBEVT2_rsvd1.eosf@| @_all _bit @.eos f@| A_CBC1_CBC2_CBC3_CBC4_CBC5_CBC6_DCAEVT2_DCBEVT2_rsvd1.eosf@|  A_all _bit @.eos fA| "A_INT_CBC_OST_DCAEVT1_DCAEVT2_DCBEVT1_DCBEVT2_rsvd1|.eosf A| *A_all _bit  A.eos f"A| :A_TZAU_TZAD_TZBU_TZBD _rsvd1 _ETZE.eosf*A| BA_all _bit *A.eos f:A| PA|} }} _rsvd1 .eosfBA} XA_all _bit BA.eos fPA-} fA<}F}P}Z} _rsvd1 .eosfXAd} nA_all _bit XA.eos ffAr} A_TZA_TZB_DCAEVT1_DCAEVT2_DCBEVT1_DCBEVT2 _rsvd1 .eosfnA~} A_all _bit nA.eos fA} A_DCAEVT1_DCAEVT2_DCBEVT1_DCBEVT2 _rsvd1 .eosfA} A_all _bit A.eos fA} A_rsvd1_CBC_OST_DCAEVT1_DCAEVT2_DCBEVT1_DCBEVT2_rsvd2 .eosfA} A_all _bit A.eos fA} A_INT_CBC_OST_DCAEVT1_DCAEVT2_DCBEVT1_DCBEVT2_rsvd1 .eosfA} A_all _bit A.eos fA} A_rsvd1_CBC_OST_DCAEVT1_DCAEVT2_DCBEVT1_DCBEVT2_rsvd2 .eosfA} A_all _bit A.eos fA} B_OST1_OST2_OST3_OST4_OST5_OST6_DCAEVT2_DCBEVT2_rsvd1.eosfA} B_all _bit A.eos fB~ &B_OST1_OST2_OST3_OST4_OST5_OST6_DCAEVT2_DCBEVT2_rsvd1.eosfB~ .B_all _bit B.eos f&B%~ RB_CBC1_CBC2_CBC3_CBC4_CBC5_CBC6_DCAEVT2_DCBEVT2_OSHT1_OSHT2 _OSHT3 _OSHT4 _OSHT5 _OSHT6 _DCAEVT1_DCBEVT1.eosf.B1~ ZB_all _bit .B.eos fRB<~  jB_rsvd1_rsvd2 _rsvd3.eosfZB K~  rB_all  _bit ZB .eos fjB Y~  B_rsvd1_rsvd2 _rsvd3.eosfrB h~  B_all  _bit rB .eos fB v~  B_rsvd1_rsvd2 _rsvd3.eosfB ~  B_all  _bit B .eos fB ~ B_WDCNTR_rsvd1.eosfB~ B_all _bit B.eos fB~ B_WDPS_WDCHK_WDDIS_rsvd1_rsvd2.eosfB~ B_all _bit B.eos fB~ B_WDKEY_rsvd1.eosfB~ B_all _bit B.eos fB~ B_MIN~_rsvd1 .eosfB~ B_all _bit B.eos fB_WD_REGS B_rsvd1> "_SCSR  <:_WDCNTR0 B_rsvd2@_WDKEYP B_rsvd3`>0_WDCR B_WDWCR B.eosfB~  C_X1CNT _rsvd1 _rsvd2.eosfB   C_all  _bit B .eos fC   C$_rsvd1_rsvd2.eosfC 0  "C_all  _bit C .eos fC C .C_rsvd1_XWDLEN1_XFRLEN1_rsvd2.eosf"CN 6C_all _bit "C.eos f.CX FC_XDATDLY_XFIGc_XWDLEN2_XFRLEN2_XPHASE.eosf6Cm NC_all _bit 6C.eos fFCw ZC_ENABLE_rsvd1_rsvd2 .eosfNC bC_all _bit NC.eos fZC nC_ENABLE_rsvd1_rsvd2 .eosfbC vC_all _bit bC.eos fnC C_ENABLE_rsvd1_rsvd2 .eosfvC C_all _bit vC.eos fC C_ENABLE_rsvd1_rsvd2 .eosfC C_all _bit C.eos fC C_ENABLE_rsvd1_rsvd2 .eosfC C_all _bit C.eos fC C_XINT1CR ZC_XINT2CR nC_XINT3CR C_XINT4CR0 C_XINT5CR@ C_rsvd1P>0'.eosfC1  C_KEY_BMODECM.eosfC W  C_all  _bit C .eos fC h C_rsvd1_ALLZERO_ALLONEt_ARMED_rsvd2_rsvd3~.eosfC C_all _bit C.eos fC  DĀҀ _rsvd1_rsvd2.eosfC   D_all  _bit C .eos fD ,  >DBQ`o~Ɂ ؁    _rsvd1_rsvd2.eosfD #  FD_all  _bit D .eos f>D 8  `DJU`kv  _rsvd1 _rsvd2.eosfFD  hD_all  _bit FD .eos f`D   Dт݂  %1=IUamy_rsvd1.eosfhD  D_all  _bit hD .eos fD   D_rsvd1.eosfD  D_all  _bit D .eos fD ̓  D_rsvd1_CRCLOCK_rsvd2 _rsvd3.eosfD  D_all  _bit D .eos fD   D_KEY_BMODECM.eosfD   D_all  _bit D .eos fD ! D_rsvd1_ALLZERO_ALLONEt_ARMED_rsvd2_rsvd3~.eosfD- D_all _bit D.eos fD8  EĀҀ _rsvd1_rsvd2.eosfD M  E_all  _bit D .eos fE a  0EBQ`o~Ɂ ؁    _rsvd1_rsvd2.eosf E w  8E_all  _bit  E .eos f0E   REJU`kv  _rsvd1 _rsvd2.eosf8E  ZE_all  _bit 8E .eos fRE   ~Eт݂  %1=IUamy_rsvd1.eosfZE „  E_all  _bit ZE .eos f~E Ԅ  E_rsvd1.eosfE  E_all  _bit E .eos fE   E_rsvd1_CRCLOCK_rsvd2 _rsvd3.eosfE   E_all  _bit E .eos fE $  E_LVF_LUF_NF_ZF_rsvd1_TF_rsvd2_RNDF32 _rsvd3 _MEALLOW __RPC _rsvd4.eosfE 0  E_all  _bit E .eos fE _PINT  _int16 _Uint32  a k  `pZ * )\, \.\-p1 +\ppi r\ ac0r_ r^r]ab ad@ `    [Wy5@P8 `P9 lP6 `]( -U P: P; V\$ e]% 8\" )\! G\# @]' z P7 /2 =3 t ]& sQ"@sR"QL"@QK"QJ"}@`Y$n`X$/$ @0$S&N(Qph+P03f2<ZW@AV@x=pp<pt^au^`tTuBgK4B@A?@>CALHF>GEiJHZIG"ECDB0FDxKIMP FP;gFPJg_InitIpc݃o F.bf݃oeF.efoe,Xo/4F.bfoe0F_low _high .efoe7fo RF.bfoe?F_data  s_flag_data s_flag$C$L1o$C$L2o.efoeEo |F.bfoeJF  s s$C$L3o.ef'oeN'o  F.bf'oeQF.ef3oeT3o F.bf3oeXF_command _address  _data  _flag _command _flag$C$L4Bo.efDoe_ÅDo  F.bfDoecF_flag_flag.efNoefЅNo  F.bfNoeiF_flag_flag.efXoel܅Xo  F.bfXoeqF_flag_flag.efboetbo  *F.bfboezF_flag_flag$C$L5do.efooe~oo  BG.bfooeG_flag_flag$C$L6qo.ef|oe_IpcSync|o ZG.bf|oeG_flag_flag.efoe o G.bfoeG$C$L7o$C$L8o.efoeo  G.bfoeG.efoe_size_t  .text݃o*MFP,g>p l*G.bfpe*G.efЈpe:KЈp  0G.bfЈpeA0G.efوpeM.textp(!FP]gop &2BG.bfpe BG_i_Source _Dest $C$L1p$C$L2p.ef&pe.textp& 0 FPgo NG.bfoe"NG.efoe_o TG.bfoeaATG.efoeІo 8ZG.bfoeZG.efoeo `G.bfoe`G.efoeo εhG.bfoehG_temp.efoe#o G.bfoe-G _imult_fmult _divsel _imult_fmult_divsel$C$L1ۀo$C$L2o$C$L3o$C$L4o$C$L5o$C$L6o$C$L7o$C$L8o$C$L9o$C$L10"o$C$L11,o$C$L121o$C$L13<o.ef?oe|?o G.bf?oe G _imult_fmult _divsel _imult_fmult_divsel'$C$L14`o$C$L15co$C$L16fo$C$L17io$C$L18oo$C$L19o$C$L20o$C$L21o$C$L22o$C$L23o$C$L24o.efŁoe4Ło.!xG.bfŁoe G.efoe?o  ƷG.bfoe G.efoeNo  G.bfoeG.efoe!]o  G.bfoe*G.efoe1lo  ,G.bfoe<G.efoeC{o  PG.bfoeLG.efoeSo  tG.bfoe\G.ef&oeb_IDLE&o  G.bf&oefG.ef/oel_STANDBY/o  G.bf/oeoG.ef:oeu_HALT:o ڸG.bf:oexG.ef=oe_HIB=o G.bf=oeG.ef@oe.texto@g$ASM$r G.bfre-G.efve:ramfuncsrFPgȇo*HȻH.bfoeH.efoeo*HSڻ H.bfoe H.ef6oe'6o*H#H.bf6oe)H.efYoe/ 7H'<Qg~ʈ%<To .eos fH- H$$fake0 H>NZ  g@vP`_PackagepNJ Ҋߊ_EVSU_PVSU_ESU_PSU_CVSU  ,_PVAcc0_RVSU8_PVH2@_PVHH_RHP_PHX` _VSTATlp_EHx&1_MAX_PP=_PROG_PW_MAX_EP_ERA_PW _VHV_E_VHV_P_VINH _VCG(_VHV_PV0K@_VReadH_VWL_PP_VSL_PXY` f t   .eosf9H$$fake1  H_RM_ASWSTEN_RWAITЋ _IDLEN.eosfH $$fake2  H_RM0_RM1(_RMBSEM?L.eosfH $$fake3  H_EDACEN_EZCV_EOCVc_EPEN_EZFEN _EOFEN  ̌.eosfH $$fake4  H.eosfH $$fake5  H .eosfH $$fake6  I>_ECC_ERR_B2_ERR H f.eosfH $$fake7  ?IōӍ   % 0 >[gsЎ_RVF_INTڎ.eosfI $$fake8  [I_BankID0- E Va_BankID1y.eosf?I $$fake9  eIȏ܏ .eosf[I $$fake10  oI" .eosfeI $$fake11  yIALd.eosfoI $$fake12  I_BSE|.eosfyI $$fake13  I_BUSY.eosfI $$fake14  I_VREADS_BAGPΐ.eosfI $$fake15  I   *4@Vb.eosfI $$fake16  I_BANKRDYx_PUMPRDY.eosfI $$fake17  I_PUMPPWRɑ Ց.eosfI $$fake18  I_PAGP.eosfI $$fake19  I_BANK .eosfI $$fake20  J_SLOCK_PSUSP_ESUSP_VOLSTAT_CSTAT_INVDAT_PGM_ERS_Busy_CV _EV _PCV _PGV _DBF _ILA_RVF_RDVER_RVSUSP/.eosfI $$fake21  J_EMU_ECCGa.eosf J $$fake22  J_ENCOM{.eosfJ $$fake23  %J .eosfJ $$fake24  =J̒֒  (@Mhs.eosf%J $$fake25  GJ_RAW_ECC.eosf=J $$fake26  WJ“ϓܓ  .eosfGJ $$fake27  aJ_VREADCT 7.eosfWJ $$fake28  mJQ [ _VHVCT_E t.eosfaJ $$fake29  yJ_VHVCT_C _VHVCT_P .eosfmJ $$fake30  J ˔ _WCT .eosfyJ $$fake31  J_VIN_CT 7.eosfJ $$fake32  JO _VSL_P f.eosfJ $$fake33  J_VWLCT_P} .eosfJ $$fake34  J_EF_TEST_EF_CLRZӕ _BP_SEL .eosfJ $$fake35  J<H`.eosfJ $$fake36  Jx.eosfJ $$fake37  JÖӖ .eosfJ $$fake38  J_BankID2# < MX_BankID3q.eosfJ $$fake39  K_TEZ_OTP_TI_OTP_PRECOLɗӗ_CTRLENZ _FCLKEN_ECBIT .eosfJ $$fake40  'K;FQlv .eosfK $$fake41  1K_MODE Ę.eosf'K $$fake42  ;K_TCRܘ .eosf1K $$fake43  MK   /<_SW_MODEI .eosf;K $$fake44  YKd_GRP1_ENo .eosfMK $$fake45  kK_TEST_ENԙ.eosfYK $$fake46  qK  .eosfkK $$fake47  }K0>LZ.eosfqK $$fake48  K_SAFELVh.eosf}K $$fake49  K_CLKSEL.eosfK $$fake50  KԚ_OTP_ACT_FSM_ACT l _CTRLENZ  -.eosfK $$fake51  K_INV_DATH_NON_OPU q.eosfK $$fake52  K_FSMCMD .eosfK $$fake53  K_ERA_OSU_PGM_OSUǛ.eosfK $$fake54  K  .eosfK $$fake55  K_ERA_VSU_PGM_VSU$.eosfK $$fake56  K_CMP_VSU _ADD_EXZ @.eosfK $$fake57  K]_REP_VSUg.eosfK $$fake58  K_RD_H.eosfK $$fake59  L_PGM_OHќ.eosfK $$fake60  L_ERA_OH.eosfL $$fake61  L  0.eosf L $$fake62  !L_ERA_VH_PGM_VHN.eosfL $$fake63  )Liy.eosf!L $$fake64  3L Ý.eosf)L $$fake65  IL_CMD_MODE _SUBMODE  & .eosf3L $$fake66  WL@O_i_SAV_SEC.eosfIL $$fake67  cL.eosfWL $$fake68  oLĞ ў  .eosfcL $$fake69  {L & C Q.eosfoL $$fake70  Ln .eosf{L $$fake71  L ğ  .eosfL $$fake72  L A.eosfL $$fake73  Leo_CMD_ENy ͠  #_RV_RES._RANDOM9GR^j.eosfL $$fake74  L_WR_ENA .eosfL $$fake75  L_ACC_EP¡.eosfL $$fake76  L_SEC_OUT_SECTORޡ.eosfL $$fake77  L  &.eosfL $$fake78  L9E bo .eosfL $$fake79  M _EWAITɢ .eosfL $$fake80  M  .eosf M $$fake81  7M$_UERR/_ECCA_SIL3 _IFLUSH _ROM : _CPU2t_MEM_MAPFPn.eosfM $$fake82  KM_B0_TYPE_B1_TYPE_B2_TYPE_B3_TYPE _B4_TYPE_B5_TYPE_B6_TYPE_B7_TYPE.eosf7M $$fake83  WM{.eosfKM $$fake84  cM£֣.eosfWM $$fake85  oM 2A.eosfcM $$fake86  {MPdy.eosfoM $$fake87  MϤ.eosf{M $$fake88  Mޤ.eosfM $$fake89  M%9N].eosfM $$fake90  Ml.eosfM $$fake91  Måӥ.eosfM $$fake92  M  0.eosfM $$fake93  MP`p.eosfM $$fake94  M .eosfM $$fake95  MϦ.eosfM $$fake96  M .eosfM $$fake97  M!2C.eosfM $$fake98  MT .eosfM $$fake99  Ns.eosfM   N˧  .eosfN   N$4DT.eosfN d  #Nn .eosfN   /NȨ.eosf#N ٨  5N .eosf/N   AN .?.eosf5N P  GNZ .eosfAN y  SN.eosfGN é  _Nͩ۩  .eosfSN *  kN4DTd.eosf_N t  qN~ .eosfkN   }NǪت.eosfqN   N .eosf}N   N->O.eosfN `  Nj .eosfN   Në.eosfN ӫ  Nݫ  .eosfN :  NDTdt.eosfN   N .eosfN   NǬ׬.eosfN   N .eosfN "  N,=N_.eosfN p  Nz .eosfN   Níӭ.eosfN   N  *.eosfN J  OTdt.eosfN   O .eosfO   OǮ׮.eosf O   O .eosfO 2  +O<M^o.eosfO   1O .eosf+O   =Oïӯ.eosf1O   IO  * :.eosf=O Z  UOdt.eosfIO   [O .eosfUO Ͱ  gOװ.eosf[O   mO# .eosfgO B  yOL]n.eosfmO   O .eosfyO   Oñӱ.eosfO   O  : J.eosfO j  Ot.eosfO   O .eosfO ݲ  O.eosfO )  O3 .eosfO R  O\m~.eosfO   O .eosfO ɳ  Oӳ.eosfO   O+ J Z.eosfO z  O.eosfO Ĵ  Oδ .eosfO   P(.eosfO 9  PC .eosfP b  Pl}.eosf P   P .eosfP ٵ 1P3P R @'P8`JpZl~.eosfP P ?P 9H> `Ķ> 0Ѷ? .eos f3P޶ 3P  IP   L .eos fAP _FADDR  OP  .eos fIP _FBAC  WP  < I .eos fOP _FBAC1  _P  # I .eos fWP _FBAC2  gP  / I .eos f_P _FBBUSY  oP  ; I .eos fgP =  wP  < I .eos foP _FBMODE  P  H 'K .eos fwP _FBPRDY  P  ;< I .eos fP _FBPROT  P  ; oI .eos fP _FBSE  P  U yI .eos fP `  P  k J .eos fP {  P   M  M .eos fP  P  η M  M .eos fP   P   M * M .eos fP D  P  T M m M .eos fP  P   KM .eos fP  P   M Ӹ N .eos fP  P   N  N .eos fP 0  P  @ #N Y /N .eos fP s  P   5N  AN .eos fP  P  Ź WM .eos fP ٹ  Q   GN  SN .eos fP   Q  , _N E kN .eos f Q _  Q  o qN  }N .eos fQ  'Q   N ˺ N .eos fQ  /Q   cM .eos f'Q   9Q   N 1 N .eos f/Q K  CQ  [ N t N .eos f9Q  MQ   N  N .eos fCQ ѻ  WQ   N  N .eos fMQ   _Q  # oM .eos fWQ 7  iQ  G N ` N .eos f_Q z  sQ   N  O .eos fiQ  }Q  ͼ  O  O .eos fsQ  Q   O ) +O .eos f}Q C  Q  R {M .eos fQ f  Q  v 1O  =O .eos fQ  Q   IO ҽ UO .eos fQ  Q   [O  gO .eos fQ /  Q  ? mO X yO .eos fQ r  Q   M .eos fQ  Q   O  O .eos fQ ؾ  Q   O  O .eos fQ   Q  + O D O .eos fQ ^  Q  n O  O .eos fQ  Q   M .eos fQ Ŀ  Q  Կ O  O .eos fQ   R   O 0 O .eos fQ J  R  Z O s P .eos fR  R    P  P .eos f R  R   M .eos fR  'R    M .eos fR   /R   7M .eos f'R 1  7R  ? M .eos f/R R  ?R  \ J .eos f7R k  ER  .eos f?R y  MR   H .eos fER  UR   H .eos fMR  ]R   %J .eos fUR  eR   H .eos f]R  mR   H .eos feR   uR   ?I .eos fmR +  }R  7 J .eos fuR H  R  U I .eos f}R g  R  s J .eos fR  R  .eos fR  R   J .eos fR  R   J .eos fR  R  .eos fR  R  .eos fR  R    J .eos fR _FLOCK  R   J .eos fR _FMAC  R  C> I .eos fR  %T_FrdCntl IT _FsPrd yU @ ]R ` eR & ER 2 ?R > MR J }R W U c  mR n@ %T {` QT _Fbprot P _Fbse P _Fbbusy gP _Fbac OP  oP _Fbprdy  P _Fbac1@ WP _Fbac2` _P _Fmac R _FmStat  T  R  R _FemuEcc R _Flock  R @ R ` UR  5T  ;T _FrawEcc AT _FparOvr T  U _Fvhvct1  U _Fvhvct2@ U _Fvhvct3` U _Fvnvct U _Fvslp U _Fvwlct U  R  R  R _FseqPmp@ YT ` 7R  ?`* uR 6 ?G P R  -T _Fbmode@ wP _Ftcr` U _Faddr IP ] T g V _Ftctrl U r U } U @ U ` U U U U V V _Fswstat U @ ?. T  CU @ KU ` }T  T ! iU + T 5 uT @ T _FsmRdH  U _FsmPOh@ U J` T T 'U _FsmPeVh T _?@r T |  T @?` U  cU _FsmMode T _FsmPgm T _FsmEra  T @ T ` T  SU  U  T  [U ?@@ qU ` iT * aT 4?`_FsmAddr oT G  /U R@ T \` T h T w T  AP   7U  =U @? N R /R @ 'R `  P P  'Q % WQ 2! Q ? ! Q L@! Q Y`! R f! P t! P ! P ! P " P " P @" P `" P " P "  Q " Q " Q # /Q  # 9Q *@# CQ 8`# MQ F# _Q T# iQ b# sQ p# }Q ~$ Q $ Q @$ Q `$ Q $ Q $ Q $ Q $ Q % Q % Q @% R `%  R .eosfR%& R%=  T  I L .eos fT _FMSTAT  T  X> I .eos f T Z  T  d GJ .eos fT s  %T  ~ ;K .eos fT  -T   [I .eos f%T  5T   K .eos f-T  ;T  .eos f5T  AT  .eos f;T  IT   =J .eos fAT _FRDCNTL  QT   H .eos fIT  YT   eI .eos fQT _FSEQPMP  aT  / J .eos fYT =  iT  I L .eos faT Z  oT  .eos fiT f  uT  .eos foT p  }T  } K .eos fuT  T   K .eos f}T  T   L .eos fT _FSM_ERA  T   WL .eos fT  T   L .eos fT   T   oL .eos fT %  T  .eos fT 1  T  .eos fT ?  T  L L .eos fT ^  T  j K .eos fT {  T   K .eos fT  T   3L .eos fT  T   K .eos fT  T   L .eos fT  T   K .eos fT _FSM_PGM  T   IL .eos fT   T  .eos fT &  T  3 cL .eos fT E  U  Q !L .eos fT b  U  p L .eos fU  U   K .eos fU  U   K .eos fU  'U   )L .eos fU  /U    L .eos f'U  7U   L .eos f/U   =U  .eos f7U &  CU  .eos f=U 3  KU  > K .eos fCU N  SU  Z K .eos fKU k  [U  z {L .eos fSU  cU   L .eos f[U  iU  .eos fcU  qU   K .eos fiU  yU   L .eos fqU _FSPRD  U  ? H .eos fyU _FSWSTAT  U   }K .eos fU _FTCR  U   1K .eos fU _FTCTRL  U   YK .eos fU   U  .eos fU _FVHVCT1  U  * aJ .eos fU _FVHVCT2  U  8 mJ .eos fU _FVHVCT3  U  F yJ .eos fU _FVNVCT  U  T J .eos fU a  U  k WJ .eos fU _FVSLP  U  z J .eos fU _FVWLCT  U   J .eos fU  U  .eos fU  U  .eos fU  U  .eos fU  U  .eos fU  U  .eos fU  U  .eos fU  V  .eos fU  V  .eos fV  V   kK  qK .eos fV  V  , MK .eos fV _uint16 _uint8 _uint32  .textoxFP=gH݅o ̺-V.bf݅oe-V_i$C$L1o$C$L2o.efoe_AddRingo ,>V.bfoe>V_y_yS$C$L3o$C$L4o$C$L5o$C$L6o$C$L7o.ef oe/^ o"JGV.bf oe1GV_rv$C$L81o.ef4oe8k4o"hVV.bf4oe:VV_offset_offset_pos$C$L9<o$C$L10Eo$C$L11Lo.efNoeCuNo$ ^V.bfNoeE^V$C$L12Vo$C$L13Yo.efZoeJZo$eV.bfZoeLeV$C$L14ao.efboeO.text݅o+*.cinitG .ebss 5FPgjr %sV.bfjre\ sV.efrer,V.bfre5V _Bitpos_temp _i$C$L1r$C$L2r$C$L3r$C$L4r$C$L5r$C$L6żr$C$L7Ҽr$C$L8r$C$L9 r$C$L10r$C$L11r$C$L12r$C$L13 r$C$L14-r$C$L15Ur$C$L16Wr$C$L17br$C$L18cr.effrefr,5"V.bffre V$C$L19qr$C$L20zr$C$L21~r$C$L22r$C$L23r$C$L24r$C$L25r$C$L26r.efrer TjV.bfre V$C$L27r$C$L28ͽr$C$L29ܽr$C$L30r.efrePr V.bfreRV# _i_bReturn - ; L \ $C$L31 r$C$L32r$C$L33r$C$L34#r$C$L35,r$C$L36.r$C$L37=r$C$L38Hr$C$L39Mr$C$L40[r$C$L41jr$C$L42yr$C$L43r$C$L44r$C$L45r$C$L46r$C$L47r$C$L48r$C$L49r$C$L50r$C$L51r$C$L52ʾr$C$L53پr$C$L54r$C$L55r$C$L56r$C$L57r$C$L58r$C$L59r$C$L60r$C$L61r$C$L62r$C$L63"r$C$L64Br$C$L65Gr$C$L66Or$C$L67Qr$C$L68ar$C$L69er$C$L70vr$C$L71r$C$L72r$C$L73r$C$L74r$C$L75r$C$L76r.efre< Whs~.eos fV V +W'<Qg~ʈ%<To .eos fW ?W#4E.eos f+WV +Wj UWt.eos fAW AW" cW,DSa.eos fWWr WW$$fake0 }W 0@ ` '.eosfeW< eW$$fake1 `WQ Va  u@ `>.eosfW` W`$$fake2  W_RM_ASWSTEN_RWAITЋ _IDLEN.eosfW $$fake3  W_RM0_RM1(_RMBSEM?L.eosfW $$fake4  W_EDACEN_EZCV_EOCVc_EPEN_EZFEN _EOFEN  ̌.eosfW $$fake5  W.eosfW $$fake6  W .eosfW $$fake7  W>_ECC_ERR_B2_ERR H f.eosfW $$fake8  'XōӍ   % 0 >[gsЎ_RVF_INTڎ.eosfW $$fake9  CX_BankID0- E Va_BankID1y.eosf'X $$fake10  MXȏ܏ .eosfCX $$fake11  WX" .eosfMX $$fake12  aXALd.eosfWX $$fake13  iX_BSE|.eosfaX $$fake14  sX_BUSY.eosfiX $$fake15  X_VREADS_BAGPΐ.eosfsX $$fake16  X   *4@Vb.eosfX $$fake17  X_BANKRDYx_PUMPRDY.eosfX $$fake18  X_PUMPPWRɑ Ց.eosfX $$fake19  X_PAGP.eosfX $$fake20  X_BANK .eosfX $$fake21  X_SLOCK_PSUSP_ESUSP_VOLSTAT_CSTAT_INVDAT_PGM_ERS_Busy_CV _EV _PCV _PGV _DBF _ILA_RVF_RDVER_RVSUSP/.eosfX $$fake22  X_EMU_ECCGa.eosfX $$fake23  Y_ENCOM{.eosfX $$fake24  Y .eosfY $$fake25  %Y̒֒  (@Mhs.eosf Y $$fake26  /Y_RAW_ECC.eosf%Y $$fake27  ?Y“ϓܓ  .eosf/Y $$fake28  IY_VREADCT 7.eosf?Y $$fake29  UYQ [ _VHVCT_E t.eosfIY $$fake30  aY_VHVCT_C _VHVCT_P .eosfUY $$fake31  mY ˔ _WCT .eosfaY $$fake32  {Y_VIN_CT 7.eosfmY $$fake33  YO _VSL_P f.eosf{Y $$fake34  Y_VWLCT_P} .eosfY $$fake35  Y_EF_TEST_EF_CLRZӕ _BP_SEL .eosfY $$fake36  Y<H`.eosfY $$fake37  Yx.eosfY $$fake38  YÖӖ .eosfY $$fake39  Y_BankID2# < MX_BankID3q.eosfY $$fake40  Y_TEZ_OTP_TI_OTP_PRECOLɗӗ_CTRLENZ _FCLKEN_ECBIT .eosfY $$fake41  Z;FQlv .eosfY $$fake42  Z_MODE Ę.eosfZ $$fake43  #Z_TCRܘ .eosfZ $$fake44  5Z   /<_SW_MODEI .eosf#Z $$fake45  AZd_GRP1_ENo .eosf5Z $$fake46  SZ_TEST_ENԙ.eosfAZ $$fake47  YZ  .eosfSZ $$fake48  eZ0>LZ.eosfYZ $$fake49  oZ_SAFELVh.eosfeZ $$fake50  yZ_CLKSEL.eosfoZ $$fake51  ZԚ_OTP_ACT_FSM_ACT l _CTRLENZ  -.eosfyZ $$fake52  Z_INV_DATH_NON_OPU q.eosfZ $$fake53  Z_FSMCMD .eosfZ $$fake54  Z_ERA_OSU_PGM_OSUǛ.eosfZ $$fake55  Z  .eosfZ $$fake56  Z_ERA_VSU_PGM_VSU$.eosfZ $$fake57  Z_CMP_VSU _ADD_EXZ @.eosfZ $$fake58  Z]_REP_VSUg.eosfZ $$fake59  Z_RD_H.eosfZ $$fake60  Z_PGM_OHќ.eosfZ $$fake61  Z_ERA_OH.eosfZ $$fake62  Z  0.eosfZ $$fake63  [_ERA_VH_PGM_VHN.eosfZ $$fake64  [iy.eosf [ $$fake65  [ Ý.eosf[ $$fake66  1[_CMD_MODE _SUBMODE  & .eosf[ $$fake67  ?[@O_i_SAV_SEC.eosf1[ $$fake68  K[.eosf?[ $$fake69  W[Ğ ў  .eosfK[ $$fake70  c[ & C Q.eosfW[ $$fake71  m[n .eosfc[ $$fake72  y[ ğ  .eosfm[ $$fake73  [ A.eosfy[ $$fake74  [eo_CMD_ENy ͠  #_RV_RES._RANDOM9GR^j.eosf[ $$fake75  [_WR_ENA .eosf[ $$fake76  [_ACC_EP¡.eosf[ $$fake77  [_SEC_OUT_SECTORޡ.eosf[ $$fake78  [  &.eosf[ $$fake79  [9E bo .eosf[ $$fake80  [ _EWAITɢ .eosf[ $$fake81  \  .eosf[ $$fake82  \$_UERR/_ECCA_SIL3 _IFLUSH _ROM : _CPU2t_MEM_MAPFPn.eosf\ $$fake83  3\_B0_TYPE_B1_TYPE_B2_TYPE_B3_TYPE _B4_TYPE_B5_TYPE_B6_TYPE_B7_TYPE.eosf\ $$fake84  ?\{.eosf3\ $$fake85  K\£֣.eosf?\ $$fake86  W\ 2A.eosfK\ $$fake87  c\Pdy.eosfW\ $$fake88  o\Ϥ.eosfc\ $$fake89  {\ޤ.eosfo\ $$fake90  \%9N].eosf{\ $$fake91  \l.eosf\ $$fake92  \åӥ.eosf\ $$fake93  \  0.eosf\ $$fake94  \P`p.eosf\ $$fake95  \ .eosf\ $$fake96  \Ϧ.eosf\ $$fake97  \ .eosf\ $$fake98  \!2C.eosf\ $$fake99  \T .eosf\   \s.eosf\   \˧  .eosf\ d  ]$4DT.eosf\   ]n .eosf] ٨  ]Ȩ.eosf ]   ] .eosf] P  )] .?.eosf] y  /]Z .eosf)] é  ;].eosf/] *  G]ͩ۩  .eosf;] t  S]4DTd.eosfG]   Y]~ .eosfS]   e]Ǫت.eosfY]   k] .eosfe] `  w]->O.eosfk]   }]j .eosfw] ӫ  ]ë.eosf}] :  ]ݫ  .eosf]   ]DTdt.eosf]   ] .eosf]   ]Ǭ׬.eosf] "  ] .eosf] p  ],=N_.eosf]   ]z .eosf]   ]íӭ.eosf] J  ]  *.eosf]   ]Tdt.eosf]   ] .eosf]   ^Ǯ׮.eosf] 2  ^ .eosf^   ^<M^o.eosf^   ^ .eosf^   %^ïӯ.eosf^ Z  1^  * :.eosf%^   =^dt.eosf1^ Ͱ  C^ .eosf=^   O^װ.eosfC^ B  U^# .eosfO^   a^L]n.eosfU^   g^ .eosfa^   s^ñӱ.eosfg^ j  ^  : J.eosfs^   ^t.eosf^ ݲ  ^ .eosf^ )  ^.eosf^ R  ^3 .eosf^   ^\m~.eosf^ ɳ  ^ .eosf^   ^ӳ.eosf^ z  ^+ J Z.eosf^ Ĵ  ^.eosf^   ^δ .eosf^ 9  ^(.eosf^ b  ^C .eosf^   ^l}.eosf^ ٵ  _ .eosf^   _?.eosf_ _  _   [ .eos f _ _FBAC  _  < sX .eos f_ _FBAC1  #_  # X .eos f_ _FBAC2  +_  / X .eos f#_ _FBBUSY  3_  ; iX .eos f+_ =  ;_  < X .eos f3_ _FBMODE  C_  H Z .eos f;_ _FBPRDY  K_  ;< X .eos fC_ _FBPROT  S_  ; WX .eos fK_ _FBSE  [_  U aX .eos fS_ `  c_  k Y .eos f[_ {  m_   \  \ .eos fc_  w_  η \  \ .eos fm_   _   \ * \ .eos fw_ D  _  T \ m \ .eos f_  _   3\ .eos f_  _   \ Ӹ \ .eos f_  _   \  ] .eos f_ 0  _  @  ] Y ] .eos f_ s  _   ]  )] .eos f_  _  Ź ?\ .eos f_ ٹ  _   /]  ;] .eos f_   _  , G] E S] .eos f_ _  _  o Y]  e] .eos f_  _   k] ˺ w] .eos f_  _   K\ .eos f_   _   }] 1 ] .eos f_ K  `  [ ] t ] .eos f_  `   ]  ] .eos f` ѻ  `   ]  ] .eos f`   #`  # W\ .eos f` 7  -`  G ] ` ] .eos f#` z  7`   ]  ] .eos f-`  A`  ͼ ]  ^ .eos f7`  K`   ^ ) ^ .eos fA` C  S`  R c\ .eos fK` f  ]`  v ^  %^ .eos fS`  g`   1^ ҽ =^ .eos f]`  q`   C^  O^ .eos fg` /  {`  ? U^ X a^ .eos fq` r  `   o\ .eos f{`  `   g^  s^ .eos f` ؾ  `   ^  ^ .eos f`   `  + ^ D ^ .eos f` ^  `  n ^  ^ .eos f`  `   {\ .eos f` Ŀ  `  Կ ^  ^ .eos f`   `   ^ 0 ^ .eos f` J  `  Z ^ s ^ .eos f`  `   ^  ^ .eos f`  `   \ .eos f`  `   [ .eos f`   `   \ .eos f` 1  `  ? \ .eos f` R  a  \ Y .eos f` y  a   W .eos fa  a   W .eos f a  a    Y .eos fa  #a   W .eos fa  +a   W .eos f#a   3a   'X .eos f+a +  ;a  7 Y .eos f3a H  Ca  U W .eos f;a g  Ka  s Y .eos fCa  Sa   Y .eos fKa  [a   Y .eos fSa  ca   X .eos f[a _FLOCK  ka   X .eos fca _FMAC  sa  C> X .eos fka  %b_FrdCntl b _FsPrd c @ a ` #a & a 2 ?R >  a J ;a W U c  +a n@ b {` b _Fbprot K_ _Fbse S_ _Fbbusy +_ _Fbac _  3_ _Fbprdy  C_ _Fbac1@ _ _Fbac2` #_ _Fmac ka _FmStat b  R  R _FemuEcc [a _Flock  ca @ Sa ` a  5T  ;T _FrawEcc b _FparOvr b  'd _Fvhvct1  d _Fvhvct2@ d _Fvhvct3` d _Fvnvct d _Fvslp /d _Fvwlct 7d  Ca  Ka  R _FseqPmp@ b ` `  ?`* 3a 6 ?G [_ R  b _Fbmode@ ;_ _Ftcr` c _Faddr IP ] b g Id _Ftctrl c r U } U @ U ` U U U U V ?d _Fswstat c @ ?. Gc  c @ c ` c  Wc ! c + gc 5 c @ ?c _FsmRdH  c _FsmPOh@ c J` 'c T c _FsmPeVh _c _?@r c |  T @?` c  cU _FsmMode Oc _FsmPgm oc _FsmEra  c @ wc ` /c  c  c  c  c ?@@ c ` iT * b 4?`_FsmAddr oT G  c R@ b \` T h T w 7c   _   7U  =U @? N ` ` @ ` `  _ _  _ % ` 2! K` ? ! {` L@! ` Y`! ` f! c_ t! m_ ! w_ ! _ " _ " _ @" _ `" _ " _ " _ " _ " _ # _  # _ *@# ` 8`# ` F# #` T# -` b# 7` p# A` ~$ S` $ ]` @$ g` `$ q` $ ` $ ` $ ` $ ` % ` % ` @% ` `% ` .eosfsa%=  b  I [ .eos fb _FMSTAT  b  X> X .eos fb Z  b  d /Y .eos fb s  b  ~ #Z .eos fb  b   CX .eos fb  b   Y .eos fb  b   %Y .eos fb _FRDCNTL  b   W .eos fb  b   MX .eos fb _FSEQPMP  b  / Y .eos fb =  c  I [ .eos fb p  c  } Z .eos fc  c   Z .eos fc  c   y[ .eos fc _FSM_ERA  'c   ?[ .eos fc  /c   Z .eos f'c   7c   W[ .eos f/c ?  ?c  L [ .eos f7c ^  Gc  j Z .eos f?c {  Oc   oZ .eos fGc  Wc   [ .eos fOc  _c   Z .eos fWc  gc   Z .eos f_c  oc   Z .eos fgc _FSM_PGM  wc   1[ .eos foc &  c  3 K[ .eos fwc E  c  Q  [ .eos fc b  c  p m[ .eos fc  c   Z .eos fc  c   Z .eos fc  c   [ .eos fc  c   Z .eos fc  c   [ .eos fc 3  c  > yZ .eos fc N  c  Z Z .eos fc k  c  z c[ .eos fc  c   [ .eos fc  c   Z .eos fc  c   [ .eos fc _FSPRD  c  ? W .eos fc _FSWSTAT  c   eZ .eos fc _FTCR  c   Z .eos fc _FTCTRL  d   AZ .eos fc _FVHVCT1  d  * IY .eos fd _FVHVCT2  d  8 UY .eos fd _FVHVCT3  d  F aY .eos fd _FVNVCT  'd  T mY .eos fd a  /d  k ?Y .eos f'd _FVSLP  7d  z {Y .eos f/d _FVWLCT  ?d   Y .eos f7d  Id   SZ  YZ .eos f?d  Qd  , 5Z .eos fId   .textjrJ.cinita.ebss FPg Yo "bd.bfYoebd$C$L1bo.efpoe!po Rhd.bfpoehd.efqoe+qo <^nd.bfqoend.efoeg=r !dd.bfrew(d_uIndex$C$L2"r$C$L3%r$C$L4(r$C$L5+r$C$L66r$C$L7<r$C$L8Cr$C$L9Nr$C$L10ur$C$L11~r$C$L12r$C$L13r$C$L14r$C$L15r$C$L16Ƹr$C$L17ϸr$C$L18ܸr$C$L19r$C$L20r$C$L21r$C$L22Er$C$L23r$C$L24r$C$L25r$C$L26r$C$L27ǹr$C$L28ιr$C$L29չr$C$L30ܹr$C$L31߹r$C$L32r$C$L33r$C$L34r$C$L35r$C$L36r$C$L37r$C$L38r$C$L39,r$C$L40/r$C$L412r$C$L42>r$C$L43Hr$C$L44Rr$C$L45Yr$C$L46`r$C$L47fr$C$L48{r$C$L49r$C$L50r$C$L51r$C$L52r$C$L53r$C$L54r$C$L55Ժr$C$L56r$C$L57r$C$L58r$C$L59$r$C$L602r$C$L619r$C$L62?r$C$L63fr$C$L64lr$C$L65}r$C$L66r$C$L67r$C$L68r$C$L69r$C$L70r$C$L71r$C$L72»r$C$L73̻r$C$L74޻r$C$L75r$C$L76r$C$L77r$C$L78r$C$L79r$C$L80r$C$L81r$C$L82 r.ef!reM!r IZd.bf!red$C$L83Kr$C$L84Mr$C$L85Rr.efjre.textYoT#.cinitf.ebss  rj20674410gFP$C$L2p$C$L3؄o$C$L4o$C$L5o$C$L6o$C$L7Ro]وp'won= tl.2673610gFP$C$L1p$C$L2pp nt8l#2696410gFPontl 50866810gFP$C$L7go$C$L8zo$C$L9o$C$L10o$C$L11o$C$L12o$C$L13o$C$L14o$C$L15Åo$C$L16˅o$C$L17Ѕo$C$L19څo$C$L18څo$C$L20ۅo$C$L21o$C$L22o$C$L23Ȇo$C$L24؆o1pUo boyndtl0K0143610gFP$C$L1o+oB ntcl0930810gFP$C$L1dp$C$L2{p$C$L3p$C$L4p$C$L5 p$C$L6(p$C$L7ډpNOP݉p$C$L8p$C$L9p$C$L10pD[p,dp.ap Gp ͉pnqthl2067610gFP.ebss  ʷq4 *nt|@l1447610gFP$C$L1up$C$L2p$C$L3p$C$L4pqq$C$L5q$C$L6q$C$L7q$C$L8q$C$L9Եq$C$L10q$C$L11q$C$L12Ap$C$L13Bp$C$L14Ipr1.p-Nmp"pqqYD&p%ntCl1099610gFP$C$L1zo$C$L2o$C$L3o$C$L4o$C$L5o$C$L6o$C$L7o$C$L8Ȃo$C$L9ւo$C$L10o$C$L11o$C$L12o$C$L13 o$C$L14 o$C$L15(o$C$L16?o$C$L17Lo$C$L18ho$C$L19ko$C$L20o$C$L21o$C$L22o$C$L23o$C$L24o$C$L25ƒo$C$L26ȃo$C$L27ڃo@oent0l<2004010gFP$C$L1Up$C$L2^p$C$L3hp$C$L4jp$C$L5kp$C$L9tp$C$L10upKp"lp R n tFlboot.asmg LOOP̿rGET_DATAӿrSTARTڿrGET_ADDR޿rDO_PINITrr#r/r.textrF .stack.reset?5 nqexit.asmgFP$C$L1p$C$L2p$C$L3p.textp.cinit] .ebss,  nbtIl!9g.textp niDg$5_$3p$10ljp.textpq n`OgFP.textp n9tl"ZgFP$C$L1Zp$C$L2`p.textTp  n]t lMegFP.textvp .cinitS .ebss g n[tYl!ogFP$C$L1p$C$L2p.textp  nPtlpcinit}pinitbinit.textetext_u16Time   $_EmuKey / 9 @J`pZh.pZ *i )x\,` \.`\-`p1 +ppiCr\:acz?0r_: r^:r]:abz? adz?@  `  %  5  E [4Ry5d@P8o`P9zP6`](UP:P;\$]%\"\!\#@]' P7 236! ]&-sQ' 7@sR' AQLZ L@QKZ WQJZ b@`Y,@n`X,@z/@@0P@_IpcRegsS)`N_WdRegsphBP#f6 fW+Vx=.p<.t  ^a0<u !^`0<,t 6TH+Bu Lg _DmaRegs4XB@rcA?rn@>ryCArHFrGErJHrIGrECrDBrFDrKIrM  50 5r ,ª @ê QĪ 2 2c v         W 6 H [ t               -  C  Q  i" _{* ?2 ?@ W`V W` W` >   % 8 O [ s          & 6 H X j  x   :    @وpopobo*1p>UoXokpap͉p[pGpʷq .p%&p>mpZrm@olpKp_c_int00r__stackC$$EXITp_exitp, _abortp. LL$$ANDpLL$$OR!pLL$$XOR)pULL$$CMPpLL$$CMPp_memcpyp_memsetTp__unlock __lock zp__nop~pvpp4codestartPUTBUFFERPUTWRITEIDXGETREADIDXGETBUFFERGETWRITEIDXPUTREADIDXPieVectTableFileEmuKeyVarEmuBModeVarFlashCallbackVarFlashScalingVarAdcaResultFileAdcbResultFileAdccResultFileAdcdResultFileAdcaRegsFileAdcbRegsFileAdccRegsFileAdcdRegsFileCla1RegsFileCla1SoftIntRegsFileCmpss1RegsFileCmpss2RegsFileCmpss3RegsFileCmpss4RegsFileCmpss5RegsFileCmpss6RegsFileCmpss7RegsFileCmpss8RegsFileCpuTimer0RegsFileCpuTimer1RegsFileCpuTimer2RegsFileDacaRegsFileDacbRegsFileDaccRegsFileDcsmZ1RegsFileDcsmZ2RegsFileDcsmCommonRegsFileDcsmZ1OtpFileDcsmZ2OtpFileDmaRegsFileDmaClaSrcSelRegsFileECap1RegsFileECap2RegsFileECap3RegsFileECap4RegsFileECap5RegsFileECap6RegsFileEmif1RegsFileEmif2RegsFileEPwm1RegsFileEPwm2RegsFileEPwm3RegsFileEPwm4RegsFileEPwm5RegsFileEPwm6RegsFileEPwm7RegsFileEPwm8RegsFileEPwm9RegsFileEPwm10RegsFileEPwm11RegsFileEPwm12RegsFileEQep1RegsFileEQep2RegsFileEQep3RegsFileFlash0CtrlRegsFileFlash0EccRegsFileGpioCtrlRegsFileGpioDataRegsFileI2caRegsFileI2cbRegsFileIpcRegsFileMemCfgRegsFileEmif1ConfigRegsFileAccessProtectionRegsFileMemoryErrorRegsFileMcbspaRegsFileMcbspbRegsFileNmiIntruptRegsFilePieCtrlRegsFileSciaRegsFileScibRegsFileScicRegsFileScidRegsFileSdfm1RegsFileSdfm2RegsFileSpiaRegsFileSpibRegsFileSpicRegsFileSpidRegsFileClkCfgRegsFileCpuSysRegsFileWdRegsFileXintRegsFileMemCfgRegs.debug_info.debug_frame.debug_line2737xD CPU2.c_SourceAddr_SourceEndAddr_DestAddrF2837xD_CodeStartBranch.asmWD_DISABLEwd_disableF2837xD_DefaultISR.c_TIMER1_ISR_TIMER2_ISR_DATALOG_ISR_RTOS_ISR_ILLEGAL_ISR_USER1_ISR_USER2_ISR_USER3_ISR_USER4_ISR_USER5_ISR_USER6_ISR_USER7_ISR_USER8_ISR_USER9_ISR_USER10_ISR_USER11_ISR_USER12_ISR_ADCA1_ISR_ADCB1_ISR_ADCC1_ISR_XINT1_ISR_XINT2_ISR_ADCD1_ISR_TIMER0_ISR_WAKE_ISR_EPWM1_TZ_ISR_EPWM2_TZ_ISR_EPWM3_TZ_ISR_EPWM4_TZ_ISR_EPWM5_TZ_ISR_EPWM6_TZ_ISR_EPWM7_TZ_ISR_EPWM8_TZ_ISR_EPWM1_ISR_EPWM2_ISR_EPWM3_ISR_EPWM4_ISR_EPWM5_ISR_EPWM6_ISR_EPWM7_ISR_EPWM8_ISR_ECAP1_ISR_ECAP2_ISR_ECAP3_ISR_ECAP4_ISR_ECAP5_ISR_ECAP6_ISR_EQEP1_ISR_EQEP2_ISR_EQEP3_ISR_SPIA_RX_ISR_SPIA_TX_ISR_SPIB_RX_ISR_SPIB_TX_ISR_MCBSPA_RX_ISR_MCBSPA_TX_ISR_MCBSPB_RX_ISR_MCBSPB_TX_ISR_DMA_CH1_ISR_DMA_CH2_ISR_DMA_CH3_ISR_DMA_CH4_ISR_DMA_CH5_ISR_DMA_CH6_ISR_I2CA_ISR_I2CA_FIFO_ISR_I2CB_ISR_I2CB_FIFO_ISR_SCIC_RX_ISR_SCIC_TX_ISR_SCID_RX_ISR_SCID_TX_ISR_SCIA_RX_ISR_SCIA_TX_ISR_SCIB_RX_ISR_SCIB_TX_ISR_DCANA_1_ISR_DCANA_2_ISR_DCANB_1_ISR_DCANB_2_ISR_ADCA_EVT_ISR_ADCA2_ISR_ADCA3_ISR_ADCA4_ISR_ADCB_EVT_ISR_ADCB2_ISR_ADCB3_ISR_ADCB4_ISR_CLA1_1_ISR_CLA1_2_ISR_CLA1_3_ISR_CLA1_4_ISR_CLA1_5_ISR_CLA1_6_ISR_CLA1_7_ISR_CLA1_8_ISR_XINT3_ISR_XINT4_ISR_XINT5_ISR_FPU_OVERFLOW_ISR_FPU_UNDERFLOW_ISR_IPC0_ISR_IPC1_ISR_IPC2_ISR_IPC3_ISR_EPWM9_TZ_ISR_EPWM10_TZ_ISR_EPWM11_TZ_ISR_EPWM12_TZ_ISR_EPWM9_ISR_EPWM10_ISR_EPWM11_ISR_EPWM12_ISR_SPIC_RX_ISR_SPIC_TX_ISR_ADCC_EVT_ISR_ADCC2_ISR_ADCC3_ISR_ADCC4_ISR_ADCD_EVT_ISR_ADCD2_ISR_ADCD3_ISR_ADCD4_ISR_EMIF_ERROR_ISR_RAM_CORRECTABLE_ERROR_ISR_FLASH_CORRECTABLE_ERROR_ISR_RAM_ACCESS_VIOLATION_ISR_SYS_PLL_SLIP_ISR_AUX_PLL_SLIP_ISR_CLA_OVERFLOW_ISR_CLA_UNDERFLOW_ISR_PIE_RESERVED_ISR_EMPTY_ISR_NOTUSED_ISR.text:retainF2837xD_GlobalVariableDefs.c_ACCESS_PROTECTION_REGS_NMAVINTEN_NMCPURDAVADDR_NMCPUWRAVADDR_NMCPUFAVADDR_NMDMAWRAVADDR_NMCLA1RDAVADDR_NMCLA1WRAVADDR_NMCLA1FAVADDR_MAVINTEN_MCPUFAVADDR_MCPUWRAVADDR_MDMAWRAVADDR_ADCBURSTCTL_BITS_BURSTTRIGSEL_BURSTSIZE_ADCBURSTCTL_REG_ADCCOUNTER_BITS_FREECOUNT_ADCCOUNTER_REG_ADCCTL1_BITS_INTPULSEPOS_ADCPWDNZ_ADCBSYCHN_ADCCTL1_REG_ADCCTL2_BITS_PRESCALE_RESOLUTION_SIGNALMODE_ADCCTL2_REG_ADCEVTCLR_BITS_PPB1TRIPHI_PPB1TRIPLO_PPB1ZERO_PPB2TRIPHI_PPB2TRIPLO_PPB2ZERO_PPB3TRIPHI_PPB3TRIPLO_PPB3ZERO_PPB4TRIPHI_PPB4TRIPLO_PPB4ZERO_ADCEVTCLR_REG_ADCEVTINTSEL_BITS_ADCEVTINTSEL_REG_ADCEVTSEL_BITS_ADCEVTSEL_REG_ADCEVTSTAT_BITS_ADCEVTSTAT_REG_ADCINTFLGCLR_BITS_ADCINTFLGCLR_REG_ADCINTFLG_BITS_ADCINTFLG_REG_ADCINTOVFCLR_BITS_ADCINTOVFCLR_REG_ADCINTOVF_BITS_ADCINTOVF_REG_ADCINTSEL1N2_BITS_INT1CONT_INT2CONT_ADCINTSEL1N2_REG_ADCINTSEL3N4_BITS_INT3CONT_INT4CONT_ADCINTSEL3N4_REG_ADCINTSOCSEL1_BITS_ADCINTSOCSEL1_REG_ADCINTSOCSEL2_BITS_ADCINTSOCSEL2_REG_ADCOFFTRIM_BITS_ADCOFFTRIM_REG_ADCPPB1CONFIG_BITS_TWOSCOMPEN_ADCPPB1CONFIG_REG_ADCPPB1OFFCAL_BITS_ADCPPB1OFFCAL_REG_ADCPPB1RESULT_BITS_PPBRESULT_ADCPPB1RESULT_REG_ADCPPB1STAMP_BITS_DLYSTAMP_ADCPPB1STAMP_REG_ADCPPB1TRIPHI_BITS_ADCPPB1TRIPHI_REG_ADCPPB1TRIPLO_BITS_REQSTAMP_ADCPPB1TRIPLO_REG_ADCPPB2CONFIG_BITS_ADCPPB2CONFIG_REG_ADCPPB2OFFCAL_BITS_ADCPPB2OFFCAL_REG_ADCPPB2RESULT_BITS_ADCPPB2RESULT_REG_ADCPPB2STAMP_BITS_ADCPPB2STAMP_REG_ADCPPB2TRIPHI_BITS_ADCPPB2TRIPHI_REG_ADCPPB2TRIPLO_BITS_ADCPPB2TRIPLO_REG_ADCPPB3CONFIG_BITS_ADCPPB3CONFIG_REG_ADCPPB3OFFCAL_BITS_ADCPPB3OFFCAL_REG_ADCPPB3RESULT_BITS_ADCPPB3RESULT_REG_ADCPPB3STAMP_BITS_ADCPPB3STAMP_REG_ADCPPB3TRIPHI_BITS_ADCPPB3TRIPHI_REG_ADCPPB3TRIPLO_BITS_ADCPPB3TRIPLO_REG_ADCPPB4CONFIG_BITS_ADCPPB4CONFIG_REG_ADCPPB4OFFCAL_BITS_ADCPPB4OFFCAL_REG_ADCPPB4RESULT_BITS_ADCPPB4RESULT_REG_ADCPPB4STAMP_BITS_ADCPPB4STAMP_REG_ADCPPB4TRIPHI_BITS_ADCPPB4TRIPHI_REG_ADCPPB4TRIPLO_BITS_ADCPPB4TRIPLO_REG_ADCREV_BITS_ADCREV_REG_ADCSOC0CTL_BITS_ADCSOC0CTL_REG_ADCSOC10CTL_BITS_ADCSOC10CTL_REG_ADCSOC11CTL_BITS_ADCSOC11CTL_REG_ADCSOC12CTL_BITS_ADCSOC12CTL_REG_ADCSOC13CTL_BITS_ADCSOC13CTL_REG_ADCSOC14CTL_BITS_ADCSOC14CTL_REG_ADCSOC15CTL_BITS_ADCSOC15CTL_REG_ADCSOC1CTL_BITS_ADCSOC1CTL_REG_ADCSOC2CTL_BITS_ADCSOC2CTL_REG_ADCSOC3CTL_BITS_ADCSOC3CTL_REG_ADCSOC4CTL_BITS_ADCSOC4CTL_REG_ADCSOC5CTL_BITS_ADCSOC5CTL_REG_ADCSOC6CTL_BITS_ADCSOC6CTL_REG_ADCSOC7CTL_BITS_ADCSOC7CTL_REG_ADCSOC8CTL_BITS_ADCSOC8CTL_REG_ADCSOC9CTL_BITS_ADCSOC9CTL_REG_ADCSOCFLG1_BITS_ADCSOCFLG1_REG_ADCSOCFRC1_BITS_ADCSOCFRC1_REG_ADCSOCOVF1_BITS_ADCSOCOVF1_REG_ADCSOCOVFCLR1_BITS_ADCSOCOVFCLR1_REG_ADCSOCPRICTL_BITS_SOCPRIORITY_RRPOINTER_ADCSOCPRICTL_REG_ADC_REGS_ADCBURSTCTL_ADCINTFLG_ADCINTFLGCLR_ADCINTOVF_ADCINTOVFCLR_ADCINTSEL1N2_ADCINTSEL3N4_ADCSOCPRICTL_ADCINTSOCSEL1_ADCINTSOCSEL2_ADCSOCFLG1_ADCSOCFRC1_ADCSOCOVF1_ADCSOCOVFCLR1_ADCSOC0CTL_ADCSOC1CTL_ADCSOC2CTL_ADCSOC3CTL_ADCSOC4CTL_ADCSOC5CTL_ADCSOC6CTL_ADCSOC7CTL_ADCSOC8CTL_ADCSOC9CTL_ADCSOC10CTL_ADCSOC11CTL_ADCSOC12CTL_ADCSOC13CTL_ADCSOC14CTL_ADCSOC15CTL_ADCEVTSTAT_ADCEVTCLR_ADCEVTSEL_ADCEVTINTSEL_ADCCOUNTER_ADCOFFTRIM_ADCPPB1CONFIG_ADCPPB1STAMP_ADCPPB1OFFCAL_ADCPPB1OFFREF_ADCPPB1TRIPHI_ADCPPB1TRIPLO_ADCPPB2CONFIG_ADCPPB2STAMP_ADCPPB2OFFCAL_ADCPPB2OFFREF_ADCPPB2TRIPHI_ADCPPB2TRIPLO_ADCPPB3CONFIG_ADCPPB3STAMP_ADCPPB3OFFCAL_ADCPPB3OFFREF_ADCPPB3TRIPHI_ADCPPB3TRIPLO_ADCPPB4CONFIG_ADCPPB4STAMP_ADCPPB4OFFCAL_ADCPPB4OFFREF_ADCPPB4TRIPHI_ADCPPB4TRIPLO_ADCINLTRIM1_ADCINLTRIM2_ADCINLTRIM3_ADCINLTRIM4_ADCINLTRIM5_ADCINLTRIM6_ADC_RESULT_REGS_ADCRESULT0_ADCRESULT1_ADCRESULT2_ADCRESULT3_ADCRESULT4_ADCRESULT5_ADCRESULT6_ADCRESULT7_ADCRESULT8_ADCRESULT9_ADCRESULT10_ADCRESULT11_ADCRESULT12_ADCRESULT13_ADCRESULT14_ADCRESULT15_ADCPPB1RESULT_ADCPPB2RESULT_ADCPPB3RESULT_ADCPPB4RESULT_AQCSFRC_BITS_AQCSFRC_REG_AQCTLA2_BITS_AQCTLA2_REG_AQCTLA_BITS_AQCTLA_REG_AQCTLB2_BITS_AQCTLB2_REG_AQCTLB_BITS_AQCTLB_REG_AQCTL_BITS_LDAQAMODE_LDAQBMODE_SHDWAQAMODE_SHDWAQBMODE_LDAQASYNC_LDAQBSYNC_AQCTL_REG_AQSFRC_BITS_AQSFRC_REG_AQTSRCSEL_BITS_AQTSRCSEL_REG_ASYNC_CS2_CR_BITS_R_STROBE_W_STROBE_ASYNC_CS2_CR_REG_ASYNC_CS3_CR_BITS_ASYNC_CS3_CR_REG_ASYNC_CS4_CR_BITS_ASYNC_CS4_CR_REG_ASYNC_WCCR_BITS_MAX_EXT_WAIT_ASYNC_WCCR_REG_AUXCLKDIVSEL_BITS_AUXPLLDIV_AUXCLKDIVSEL_REG_AUXPLLCTL1_BITS_PLLCLKEN_AUXPLLCTL1_REG_AUXPLLMULT_BITS_AUXPLLMULT_REG_AUXPLLSTS_BITS_AUXPLLSTS_REG_BURST_COUNT_BITS_BURSTCOUNT_BURST_COUNT_REG_BURST_SIZE_BITS_BURST_SIZE_REG_CEINTCLR_BITS_CEINTCLR_CEINTCLR_REG_CEINTEN_BITS_CEINTEN_REG_CEINTFLG_BITS_CEINTFLAG_CEINTFLG_REG_CEINTSET_BITS_CEINTSET_CEINTSET_REG_CERRCLR_BITS_CPURDERR_DMARDERR_CLA1RDERR_CERRCLR_REG_CERRFLG_BITS_CERRFLG_REG_CERRSET_BITS_CERRSET_REG_BURST_SIZE_BURST_COUNT_SRC_BURST_STEP_DST_BURST_STEP_TRANSFER_SIZE_TRANSFER_COUNT_SRC_TRANSFER_STEP_DST_TRANSFER_STEP_SRC_WRAP_SIZE_SRC_WRAP_COUNT_SRC_WRAP_STEP_DST_WRAP_SIZE_DST_WRAP_COUNT_DST_WRAP_STEP_SRC_BEG_ADDR_SHADOW_SRC_ADDR_SHADOW_SRC_BEG_ADDR_ACTIVE_SRC_ADDR_ACTIVE_DST_BEG_ADDR_SHADOW_DST_ADDR_SHADOW_DST_BEG_ADDR_ACTIVE_DST_ADDR_ACTIVE_CLA1TASKSRCSEL1_BITS_CLA1TASKSRCSEL1_REG_CLA1TASKSRCSEL2_BITS_CLA1TASKSRCSEL2_REG_CLA1TASKSRCSELLOCK_BITS_CLA1TASKSRCSEL1_CLA1TASKSRCSEL2_CLA1TASKSRCSELLOCK_REG_CLA_REGS_MICLROVF_CLA_SOFTINT_REGS_SOFTINTEN_SOFTINTFRC_CLKCFGLOCK1_BITS_CLKSRCCTL1_CLKSRCCTL2_CLKSRCCTL3_SYSPLLCTL1_SYSPLLCTL2_SYSPLLCTL3_SYSPLLMULT_AUXPLLCTL1_AUXPLLMULT_SYSCLKDIVSEL_AUXCLKDIVSEL_PERCLKDIVSEL_CLKCFGLOCK1_REG_CLKSEM_BITS_CLKSEM_REG_CLKSRCCTL1_BITS_OSCCLKSRCSEL_INTOSC2OFF_CLKSRCCTL1_REG_CLKSRCCTL2_BITS_AUXOSCCLKSRCSEL_CANABCLKSEL_CANBBCLKSEL_CLKSRCCTL2_REG_CLKSRCCTL3_BITS_XCLKOUTSEL_CLKSRCCTL3_REG_CLK_CFG_REGS_CLKCFGLOCK1_SYSPLLSTS_AUXPLLSTS_XCLKOUTDIVSEL_CMPA_BITS_CMPA_REG_CMPB_BITS_CMPB_REG_CMPCTL2_BITS_LOADCMODE_LOADDMODE_SHDWCMODE_SHDWDMODE_LOADCSYNC_LOADDSYNC_CMPCTL2_REG_CMPCTL_BITS_LOADAMODE_LOADBMODE_SHDWAMODE_SHDWBMODE_SHDWAFULL_SHDWBFULL_LOADASYNC_LOADBSYNC_CMPCTL_REG_CMPSS_REGS_COMPHYSCTL_COMPSTSCLR_COMPDACCTL_DACHVALS_DACHVALA_RAMPMAXREFA_RAMPMAXREFS_RAMPDECVALA_RAMPDECVALS_DACLVALS_DACLVALA_RAMPDLYA_RAMPDLYS_CTRIPLFILCTL_CTRIPLFILCLKCTL_CTRIPHFILCTL_CTRIPHFILCLKCTL_COMPLOCK_COMPCTL_BITS_COMPHSOURCE_COMPHINV_CTRIPHSEL_CTRIPOUTHSEL_ASYNCHEN_COMPLSOURCE_COMPLINV_CTRIPLSEL_CTRIPOUTLSEL_ASYNCLEN_COMPDACE_COMPCTL_REG_COMPDACCTL_BITS_DACSOURCE_RAMPSOURCE_RAMPLOADSEL_SWLOADSEL_FREESOFT_COMPDACCTL_REG_COMPHYSCTL_BITS_COMPHYSCTL_REG_COMPLOCK_BITS_COMPLOCK_REG_COMPSTSCLR_BITS_HLATCHCLR_HSYNCCLREN_LLATCHCLR_LSYNCCLREN_COMPSTSCLR_REG_COMPSTS_BITS_COMPHSTS_COMPHLATCH_COMPLSTS_COMPLLATCH_COMPSTS_REG_CONTROL_BITS_SOFTRESET_PERINTFRC_PERINTCLR_PERINTFLG_TRANSFERSTS_BURSTSTS_CONTROL_REG_CPUSYSLOCK1_BITS_HIBBOOTMODE_IORESTOREADDR_PIEVERRADDR_PCLKCR10_PCLKCR11_PCLKCR12_PCLKCR13_PCLKCR14_PCLKCR15_PCLKCR16_GPIOLPMSEL0_GPIOLPMSEL1_CPUSYSLOCK1_REG_CPUTIMER_REGS_CPU_SYS_REGS_CPUSYSLOCK1_TMR2CLKCTL_CTRIPHFILCLKCTL_BITS_CLKPRESCALE_CTRIPHFILCLKCTL_REG_CTRIPHFILCTL_BITS_CTRIPHFILCTL_REG_CTRIPLFILCLKCTL_BITS_CTRIPLFILCLKCTL_REG_CTRIPLFILCTL_BITS_CTRIPLFILCTL_REG_DACCTL_BITS_DACREFSEL_LOADMODE_DACCTL_REG_DACHVALA_BITS_DACHVALA_REG_DACHVALS_BITS_DACHVALS_REG_DACLOCK_BITS_DACOUTEN_DACLOCK_REG_DACLVALA_BITS_DACLVALA_REG_DACLVALS_BITS_DACLVALS_REG_DACOUTEN_BITS_DACOUTEN_REG_DACREV_BITS_DACREV_REG_DACTRIM_BITS_OFFSET_TRIM_DACTRIM_REG_DACVALA_BITS_DACVALA_REG_DACVALS_BITS_DACVALS_REG_DAC_REGS_DBCTL2_BITS_LOADDBCTLMODE_SHDWDBCTLMODE_DBCTL2_REG_DBCTL_BITS_OUT_MODE_LOADREDMODE_LOADFEDMODE_SHDWDBREDMODE_SHDWDBFEDMODE_DEDB_MODE_HALFCYCLE_DBCTL_REG_DBFEDHR_BITS_DBFEDHR_REG_DBREDHR_BITS_DBREDHR_REG_DCACTL_BITS_EVT1SRCSEL_EVT1FRCSYNCSEL_EVT1SOCE_EVT1SYNCE_EVT2SRCSEL_EVT2FRCSYNCSEL_DCACTL_REG_DCAHTRIPSEL_BITS_TRIPINPUT1_TRIPINPUT2_TRIPINPUT3_TRIPINPUT4_TRIPINPUT5_TRIPINPUT6_TRIPINPUT7_TRIPINPUT8_TRIPINPUT9_TRIPINPUT10_TRIPINPUT11_TRIPINPUT12_TRIPINPUT14_TRIPINPUT15_DCAHTRIPSEL_REG_DCALTRIPSEL_BITS_DCALTRIPSEL_REG_DCBCTL_BITS_DCBCTL_REG_DCBHTRIPSEL_BITS_DCBHTRIPSEL_REG_DCBLTRIPSEL_BITS_DCBLTRIPSEL_REG_DCCAPCTL_BITS_SHDWMODE_DCCAPCTL_REG_DCFCTL_BITS_BLANKINV_PULSESEL_DCFCTL_REG_DCSM_COMMON_REGS_SECTSTAT_DCSM_Z1_OTP_Z1OTP_LINKPOINTER1_Z1OTP_LINKPOINTER2_Z1OTP_LINKPOINTER3_Z1OTP_PSWDLOCK_Z1OTP_CRCLOCK_Z1OTP_BOOTCTRL_DCSM_Z1_REGS_Z1_LINKPOINTER_Z1_OTPSECLOCK_Z1_BOOTCTRL_Z1_LINKPOINTERERR_Z1_CSMKEY0_Z1_CSMKEY1_Z1_CSMKEY2_Z1_CSMKEY3_Z1_GRABSECTR_Z1_GRABRAMR_Z1_EXEONLYSECTR_Z1_EXEONLYRAMR_DCSM_Z2_OTP_Z2OTP_LINKPOINTER1_Z2OTP_LINKPOINTER2_Z2OTP_LINKPOINTER3_Z2OTP_PSWDLOCK_Z2OTP_CRCLOCK_Z2OTP_BOOTCTRL_DCSM_Z2_REGS_Z2_LINKPOINTER_Z2_OTPSECLOCK_Z2_BOOTCTRL_Z2_LINKPOINTERERR_Z2_CSMKEY0_Z2_CSMKEY1_Z2_CSMKEY2_Z2_CSMKEY3_Z2_GRABSECTR_Z2_GRABRAMR_Z2_EXEONLYSECTR_Z2_EXEONLYRAMR_DCTRIPSEL_BITS_DCAHCOMPSEL_DCALCOMPSEL_DCBHCOMPSEL_DCBLCOMPSEL_DCTRIPSEL_REG_DEBUGCTRL_BITS_DEBUGCTRL_REG_DMACHSRCSEL1_BITS_DMACHSRCSEL1_REG_DMACHSRCSEL2_BITS_DMACHSRCSEL2_REG_DMACHSRCSELLOCK_BITS_DMACHSRCSEL1_DMACHSRCSEL2_DMACHSRCSELLOCK_REG_DMACTRL_BITS_HARDRESET_PRIORITYRESET_DMACTRL_REG_DMA_CLA_SRC_SEL_REGS_CLA1TASKSRCSELLOCK_DMACHSRCSELLOCK_DMA_REGS_DEBUGCTRL_PRIORITYCTRL1_PRIORITYSTAT_DRR1_BITS_DRR1_REG_DRR2_BITS_DRR2_REG_DXR1_BITS_DXR1_REG_DXR2_BITS_DXR2_REG_DxACCPROT0_BITS_FETCHPROT_D0_CPUWRPROT_D0_FETCHPROT_D1_CPUWRPROT_D1_DxACCPROT0_REG_DxCOMMIT_BITS_COMMIT_D0_COMMIT_D1_DxCOMMIT_REG_DxINITDONE_BITS_INITDONE_M0_INITDONE_M1_INITDONE_D0_INITDONE_D1_DxINITDONE_REG_DxINIT_BITS_DxINIT_REG_DxLOCK_BITS_DxLOCK_REG_DxTEST_BITS_DxTEST_REG_ECAP_REGS_ECCLR_BITS_ECCLR_REG_ECCTL1_BITS_FREE_SOFT_ECCTL1_REG_ECCTL2_BITS_CONT_ONESHT_STOP_WRAP_TSCTRSTOP_SYNCI_EN_SYNCO_SEL_CAP_APWM_ECCTL2_REG_ECC_ENABLE_BITS_ECC_ENABLE_REG_ECEINT_BITS_CTR_EQ_PRD_CTR_EQ_CMP_ECEINT_REG_ECFLG_BITS_ECFLG_REG_ECFRC_BITS_ECFRC_REG_EMIF1ACCPROT0_BITS_FETCHPROT_EMIF1_CPUWRPROT_EMIF1_DMAWRPROT_EMIF1_EMIF1ACCPROT0_REG_EMIF1COMMIT_BITS_COMMIT_EMIF1_EMIF1COMMIT_REG_EMIF1LOCK_BITS_LOCK_EMIF1_EMIF1LOCK_REG_EMIF1MSEL_BITS_MSEL_EMIF1_EMIF1MSEL_REG_EMIF1_CONFIG_REGS_EMIF1LOCK_EMIF1COMMIT_EMIF1MSEL_EMIF1ACCPROT0_EMIF_REGS_ASYNC_WCCR_SDRAM_CR_SDRAM_RCR_ASYNC_CS2_CR_ASYNC_CS3_CR_ASYNC_CS4_CR_SDRAM_TR_TOTAL_SDRAM_AR_TOTAL_SDRAM_ACTR_SDR_EXT_TMNG_INT_MSK_SET_INT_MSK_CLR_EPWMXLINK_BITS_TBPRDLINK_CMPALINK_CMPBLINK_CMPCLINK_CMPDLINK_GLDCTL2LINK_EPWMXLINK_REG_EPWM_REGS_AQTSRCSEL_EPWMXLINK_TZCTLDCA_TZCTLDCB_TZCBCFLG_TZOSTFLG_TZCBCCLR_TZOSTCLR_ETCNTINITCTL_ETCNTINIT_DCTRIPSEL_DCCAPCTL_DCFOFFSET_DCFOFFSETCNT_DCFWINDOW_DCFWINDOWCNT_DCAHTRIPSEL_DCALTRIPSEL_DCBHTRIPSEL_DCBLTRIPSEL_EQEP_REGS_QPOSINIT_QPOSILAT_QPOSSLAT_QCTMRLAT_QCPRDLAT_ERR_CNT_BITS_ERR_CNT_REG_ERR_INTCLR_BITS_SINGLE_ERR_INTCLR_UNC_ERR_INTCLR_ERR_INTCLR_REG_ERR_INTFLG_BITS_SINGLE_ERR_INTFLG_UNC_ERR_INTFLG_ERR_INTFLG_REG_ERR_POS_BITS_ERR_POS_L_ERR_TYPE_L_ERR_POS_H_ERR_TYPE_H_ERR_POS_REG_ERR_STATUS_BITS_FAIL_0_L_FAIL_1_L_UNC_ERR_L_FAIL_0_H_FAIL_1_H_UNC_ERR_H_ERR_STATUS_CLR_BITS_FAIL_0_L_CLR_FAIL_1_L_CLR_UNC_ERR_L_CLR_FAIL_0_H_CLR_FAIL_1_H_CLR_UNC_ERR_H_CLR_ERR_STATUS_CLR_REG_ERR_STATUS_REG_ERR_THRESHOLD_BITS_ERR_THRESHOLD_ERR_THRESHOLD_REG_ETCLR_BITS_ETCLR_REG_ETCNTINITCTL_BITS_INTINITFRC_SOCAINITFRC_SOCBINITFRC_INTINITEN_SOCAINITEN_SOCBINITEN_ETCNTINITCTL_REG_ETCNTINIT_BITS_SOCAINIT_SOCBINIT_ETCNTINIT_REG_ETFLG_BITS_ETFLG_REG_ETFRC_BITS_ETFRC_REG_ETINTPS_BITS_ETINTPS_REG_ETPS_BITS_INTPSSEL_SOCPSSEL_ETPS_REG_ETSEL_BITS_SOCASELCMP_SOCBSELCMP_INTSELCMP_ETSEL_REG_ETSOCPS_BITS_SOCAPRD2_SOCACNT2_SOCBPRD2_SOCBCNT2_ETSOCPS_REG_FADDR_TEST_BITS_FADDR_TEST_REG_FBAC_BITS_FBAC_REG_FBFALLBACK_BITS_FBFALLBACK_REG_FBPRDY_BITS_FBPRDY_REG_FECC_CTRL_BITS_ECC_TEST_EN_ECC_SELECT_DO_ECC_CALC_FECC_CTRL_REG_FECC_STATUS_BITS_SINGLE_ERR_DATA_ERR_POS_ERR_TYPE_FECC_STATUS_REG_FECC_TEST_BITS_FECC_TEST_REG_FLASH_CTRL_REGS_FBFALLBACK_FRD_INTF_CTRL_FLASH_ECC_REGS_ECC_ENABLE_SINGLE_ERR_ADDR_LOW_SINGLE_ERR_ADDR_HIGH_UNC_ERR_ADDR_LOW_UNC_ERR_ADDR_HIGH_ERR_STATUS_ERR_STATUS_CLR_ERR_INTFLG_ERR_INTCLR_FDATAH_TEST_FDATAL_TEST_FADDR_TEST_FECC_TEST_FECC_CTRL_FOUTH_TEST_FOUTL_TEST_FECC_STATUS_FLSEM_BITS_FLSEM_REG_FMAC_BITS_FMAC_REG_FMSTAT_BITS_VOLTSTAT_FMSTAT_REG_FPAC1_BITS_FPAC1_REG_FPAC2_BITS_FPAC2_REG_FRDCNTL_BITS_FRDCNTL_REG_FRD_INTF_CTRL_BITS_PREFETCH_EN_DATA_CACHE_EN_FRD_INTF_CTRL_REG_FSPRD_BITS_FSPRD_REG_GLDCFG_BITS_TBPRD_TBPRDHR_CMPA_CMPAHR_CMPB_CMPBHR_DBRED_DBREDHR_DBFED_DBFEDHR_AQCTLA_AQCTLA2_AQCTLB_AQCTLB2_GLDCFG_REG_GLDCTL2_BITS_GLDCTL2_REG_GLDCTL_BITS_OSHTMODE_GLDCTL_REG_GPACLEAR_BITS_GPACLEAR_REG_GPADAT_BITS_GPADAT_REG_GPASET_BITS_GPASET_REG_GPATOGGLE_BITS_GPATOGGLE_REG_GPBCLEAR_BITS_GPBCLEAR_REG_GPBDAT_BITS_GPBDAT_REG_GPBSET_BITS_GPBSET_REG_GPBTOGGLE_BITS_GPBTOGGLE_REG_GPCCLEAR_BITS_GPCCLEAR_REG_GPCDAT_BITS_GPCDAT_REG_GPCSET_BITS_GPCSET_REG_GPCTOGGLE_BITS_GPCTOGGLE_REG_GPDCLEAR_BITS_GPDCLEAR_REG_GPDDAT_BITS_GPDDAT_REG_GPDSET_BITS_GPDSET_REG_GPDTOGGLE_BITS_GPDTOGGLE_REG_GPECLEAR_BITS_GPECLEAR_REG_GPEDAT_BITS_GPEDAT_REG_GPESET_BITS_GPESET_REG_GPETOGGLE_BITS_GPETOGGLE_REG_GPFCLEAR_BITS_GPFCLEAR_REG_GPFDAT_BITS_GPFDAT_REG_GPFSET_BITS_GPFSET_REG_GPFTOGGLE_BITS_GPFTOGGLE_REG_GPIOLPMSEL0_BITS_GPIOLPMSEL0_REG_GPIOLPMSEL1_BITS_GPIOLPMSEL1_REG_GPIO_DATA_REGS_GPACLEAR_GPATOGGLE_GPBCLEAR_GPBTOGGLE_GPCCLEAR_GPCTOGGLE_GPDCLEAR_GPDTOGGLE_GPECLEAR_GPETOGGLE_GPFCLEAR_GPFTOGGLE_GSxACCPROT0_BITS_FETCHPROT_GS0_CPUWRPROT_GS0_DMAWRPROT_GS0_FETCHPROT_GS1_CPUWRPROT_GS1_DMAWRPROT_GS1_FETCHPROT_GS2_CPUWRPROT_GS2_DMAWRPROT_GS2_FETCHPROT_GS3_CPUWRPROT_GS3_DMAWRPROT_GS3_GSxACCPROT0_REG_GSxACCPROT1_BITS_FETCHPROT_GS4_CPUWRPROT_GS4_DMAWRPROT_GS4_FETCHPROT_GS5_CPUWRPROT_GS5_DMAWRPROT_GS5_FETCHPROT_GS6_CPUWRPROT_GS6_DMAWRPROT_GS6_FETCHPROT_GS7_CPUWRPROT_GS7_DMAWRPROT_GS7_GSxACCPROT1_REG_GSxACCPROT2_BITS_FETCHPROT_GS8_CPUWRPROT_GS8_DMAWRPROT_GS8_FETCHPROT_GS9_CPUWRPROT_GS9_DMAWRPROT_GS9_FETCHPROT_GS10_CPUWRPROT_GS10_DMAWRPROT_GS10_FETCHPROT_GS11_CPUWRPROT_GS11_DMAWRPROT_GS11_GSxACCPROT2_REG_GSxACCPROT3_BITS_FETCHPROT_GS12_CPUWRPROT_GS12_DMAWRPROT_GS12_FETCHPROT_GS13_CPUWRPROT_GS13_DMAWRPROT_GS13_FETCHPROT_GS14_CPUWRPROT_GS14_DMAWRPROT_GS14_FETCHPROT_GS15_CPUWRPROT_GS15_DMAWRPROT_GS15_GSxACCPROT3_REG_GSxCOMMIT_BITS_COMMIT_GS0_COMMIT_GS1_COMMIT_GS2_COMMIT_GS3_COMMIT_GS4_COMMIT_GS5_COMMIT_GS6_COMMIT_GS7_COMMIT_GS8_COMMIT_GS9_COMMIT_GS10_COMMIT_GS11_COMMIT_GS12_COMMIT_GS13_COMMIT_GS14_COMMIT_GS15_GSxCOMMIT_REG_GSxINITDONE_BITS_INITDONE_GS0_INITDONE_GS1_INITDONE_GS2_INITDONE_GS3_INITDONE_GS4_INITDONE_GS5_INITDONE_GS6_INITDONE_GS7_INITDONE_GS8_INITDONE_GS9_INITDONE_GS10_INITDONE_GS11_INITDONE_GS12_INITDONE_GS13_INITDONE_GS14_INITDONE_GS15_GSxINITDONE_REG_GSxINIT_BITS_INIT_GS0_INIT_GS1_INIT_GS2_INIT_GS3_INIT_GS4_INIT_GS5_INIT_GS6_INIT_GS7_INIT_GS8_INIT_GS9_INIT_GS10_INIT_GS11_INIT_GS12_INIT_GS13_INIT_GS14_INIT_GS15_GSxINIT_REG_GSxLOCK_BITS_LOCK_GS0_LOCK_GS1_LOCK_GS2_LOCK_GS3_LOCK_GS4_LOCK_GS5_LOCK_GS6_LOCK_GS7_LOCK_GS8_LOCK_GS9_LOCK_GS10_LOCK_GS11_LOCK_GS12_LOCK_GS13_LOCK_GS14_LOCK_GS15_GSxLOCK_REG_GSxMSEL_BITS_MSEL_GS0_MSEL_GS1_MSEL_GS2_MSEL_GS3_MSEL_GS4_MSEL_GS5_MSEL_GS6_MSEL_GS7_MSEL_GS8_MSEL_GS9_MSEL_GS10_MSEL_GS11_MSEL_GS12_MSEL_GS13_MSEL_GS14_MSEL_GS15_GSxMSEL_REG_GSxTEST_BITS_TEST_GS0_TEST_GS1_TEST_GS2_TEST_GS3_TEST_GS4_TEST_GS5_TEST_GS6_TEST_GS7_TEST_GS8_TEST_GS9_TEST_GS10_TEST_GS11_TEST_GS12_TEST_GS13_TEST_GS14_TEST_GS15_GSxTEST_REG_HRCNFG_BITS_AUTOCONV_EDGMODEB_CTLMODEB_HRCNFG_REG_HRMSTEP_BITS_HRMSTEP_REG_HRPCTL_BITS_TBPHSHRLOADE_PWMSYNCSELX_HRPCTL_REG_HRPWR_BITS_CALPWRON_HRPWR_REG_I2CDRR_BITS_I2CDRR_REG_I2CDXR_BITS_I2CDXR_REG_I2CEMDR_BITS_I2CEMDR_REG_I2CFFRX_BITS_RXFFIENA_RXFFINTCLR_I2CFFRX_REG_I2CFFTX_BITS_TXFFIENA_TXFFINTCLR_I2CFFTX_REG_I2CIER_BITS_I2CIER_REG_I2CISRC_BITS_I2CISRC_REG_I2CMDR_BITS_I2CMDR_REG_I2COAR_BITS_I2COAR_REG_I2CPSC_BITS_I2CPSC_REG_I2CSAR_BITS_I2CSAR_REG_I2CSTR_BITS_I2CSTR_REG_I2C_REGS_INT_MSK_BITS_AT_MASKED_LT_MASKED_WR_MASKED_INT_MSK_CLR_BITS_AT_MASK_CLR_LT_MASK_CLR_WR_MASK_CLR_INT_MSK_CLR_REG_INT_MSK_REG_INT_MSK_SET_BITS_AT_MASK_SET_LT_MASK_SET_WR_MASK_SET_INT_MSK_SET_REG_INT_RAW_BITS_INT_RAW_REG_IORESTOREADDR_BITS_IORESTOREADDR_REG_IPCACK_BITS_IPCACK_REG_IPCCLR_BITS_IPCCLR_REG_IPCFLG_BITS_IPCFLG_REG_IPCSET_BITS_IPCSET_REG_IPCSTS_BITS_IPCSTS_REG_IPC_REGS_CPU2_IPCCOUNTERL_IPCCOUNTERH_IPCRECVCOM_IPCRECVADDR_IPCRECVDATA_IPCLOCALREPLY_IPCSENDCOM_IPCSENDADDR_IPCSENDDATA_IPCREMOTEREPLY_IPCBOOTSTS_IPCBOOTMODE_PUMPREQUEST_LOSPCP_BITS_LSPCLKDIV_LOSPCP_REG_LPMCR_BITS_QUALSTDBY_M0M1MODE_IOISODIS_LPMCR_REG_LSxACCPROT0_BITS_FETCHPROT_LS0_CPUWRPROT_LS0_FETCHPROT_LS1_CPUWRPROT_LS1_FETCHPROT_LS2_CPUWRPROT_LS2_FETCHPROT_LS3_CPUWRPROT_LS3_LSxACCPROT0_REG_LSxACCPROT1_BITS_FETCHPROT_LS4_CPUWRPROT_LS4_FETCHPROT_LS5_CPUWRPROT_LS5_LSxACCPROT1_REG_LSxCLAPGM_BITS_CLAPGM_LS0_CLAPGM_LS1_CLAPGM_LS2_CLAPGM_LS3_CLAPGM_LS4_CLAPGM_LS5_LSxCLAPGM_REG_LSxCOMMIT_BITS_COMMIT_LS0_COMMIT_LS1_COMMIT_LS2_COMMIT_LS3_COMMIT_LS4_COMMIT_LS5_LSxCOMMIT_REG_LSxINITDONE_BITS_INITDONE_LS0_INITDONE_LS1_INITDONE_LS2_INITDONE_LS3_INITDONE_LS4_INITDONE_LS5_LSxINITDONE_REG_LSxINIT_BITS_INIT_LS0_INIT_LS1_INIT_LS2_INIT_LS3_INIT_LS4_INIT_LS5_LSxINIT_REG_LSxLOCK_BITS_LOCK_LS0_LOCK_LS1_LOCK_LS2_LOCK_LS3_LOCK_LS4_LOCK_LS5_LSxLOCK_REG_LSxMSEL_BITS_MSEL_LS0_MSEL_LS1_MSEL_LS2_MSEL_LS3_MSEL_LS4_MSEL_LS5_LSxMSEL_REG_LSxTEST_BITS_TEST_LS0_TEST_LS1_TEST_LS2_TEST_LS3_TEST_LS4_TEST_LS5_LSxTEST_REG_MAVCLR_BITS_CPUFETCH_CPUWRITE_DMAWRITE_MAVCLR_REG_MAVFLG_BITS_MAVFLG_REG_MAVINTEN_BITS_MAVINTEN_REG_MAVSET_BITS_MAVSET_REG_MCDCR_BITS_MCDCR_REG_MCR1_BITS_MCR1_REG_MCR2_BITS_MCR2_REG_MCTL_BITS_MCTL_REG_MEMORY_ERROR_REGS_UCERRFLG_UCERRSET_UCERRCLR_UCCPUREADDR_UCDMAREADDR_UCCLA1READDR_CCPUREADDR_CERRTHRES_CEINTFLG_MEM_CFG_REGS_DxCOMMIT_DxACCPROT0_DxINITDONE_LSxCOMMIT_LSxCLAPGM_LSxACCPROT0_LSxACCPROT1_LSxINITDONE_GSxCOMMIT_GSxACCPROT0_GSxACCPROT1_GSxACCPROT2_GSxACCPROT3_GSxINITDONE_MSGxTEST_MSGxINIT_MSGxINITDONE_MFFINT_BITS_MFFINT_REG_MICLROVF_BITS_MICLROVF_REG_MICLR_BITS_MICLR_REG_MIER_BITS_MIER_REG_MIFRC_BITS_MIFRC_REG_MIFR_BITS_MIFR_REG_MIOVF_BITS_MIOVF_REG_MIRUN_BITS_MIRUN_REG_MODE_BITS_PERINTSEL_CHINTMODE_CONTINUOUS_DATASIZE_MODE_REG_MSGxINITDONE_BITS_INITDONE_CPUTOCPU_INITDONE_CPUTOCLA1_INITDONE_CLA1TOCPU_MSGxINITDONE_REG_MSGxINIT_BITS_INIT_CPUTOCPU_INIT_CPUTOCLA1_INIT_CLA1TOCPU_MSGxINIT_REG_MSGxTEST_BITS_TEST_CPUTOCPU_TEST_CPUTOCLA1_TEST_CLA1TOCPU_MSGxTEST_REG_McBSP_REGS_NMAVCLR_BITS_CLA1READ_CLA1WRITE_CLA1FETCH_NMAVCLR_REG_NMAVFLG_BITS_NMAVFLG_REG_NMAVINTEN_BITS_NMAVINTEN_REG_NMAVSET_BITS_NMAVSET_REG_NMICFG_BITS_NMICFG_REG_NMIFLGCLR_BITS_CLOCKFAIL_RAMUNCERR_FLUNCERR_CPU1HWBISTERR_CPU2HWBISTERR_PIEVECTERR_CPU2WDRSn_CPU2NMIWDRSn_NMIFLGCLR_REG_NMIFLGFRC_BITS_NMIFLGFRC_REG_NMIFLG_BITS_NMIFLG_REG_NMISHDFLG_BITS_NMISHDFLG_REG_NMI_INTRUPT_REGS_NMIFLGCLR_NMIFLGFRC_NMIWDCNT_NMIWDPRD_NMISHDFLG_PCCTL_BITS_PCCTL_REG_PCLKCR0_BITS_CPUTIMER0_CPUTIMER1_CPUTIMER2_TBCLKSYNC_GTBCLKSYNC_PCLKCR0_REG_PCLKCR10_BITS_PCLKCR10_REG_PCLKCR11_BITS_PCLKCR11_REG_PCLKCR12_BITS_PCLKCR12_REG_PCLKCR13_BITS_PCLKCR13_REG_PCLKCR14_BITS_PCLKCR14_REG_PCLKCR16_BITS_PCLKCR16_REG_PCLKCR1_BITS_PCLKCR1_REG_PCLKCR2_BITS_PCLKCR2_REG_PCLKCR3_BITS_PCLKCR3_REG_PCLKCR4_BITS_PCLKCR4_REG_PCLKCR6_BITS_PCLKCR6_REG_PCLKCR7_BITS_PCLKCR7_REG_PCLKCR8_BITS_PCLKCR8_REG_PCLKCR9_BITS_PCLKCR9_REG_PCR_BITS_PERCLKDIVSEL_BITS_EPWMCLKDIV_EMIF1CLKDIV_EMIF2CLKDIV_PERCLKDIVSEL_REG_PIEACK_BITS_PIEACK_REG_PIECTRL_BITS_PIECTRL_REG_PIEIER10_BITS_PIEIER10_REG_PIEIER11_BITS_PIEIER11_REG_PIEIER12_BITS_PIEIER12_REG_PIEIER1_BITS_PIEIER1_REG_PIEIER2_BITS_PIEIER2_REG_PIEIER3_BITS_PIEIER3_REG_PIEIER4_BITS_PIEIER4_REG_PIEIER5_BITS_PIEIER5_REG_PIEIER6_BITS_PIEIER6_REG_PIEIER7_BITS_PIEIER7_REG_PIEIER8_BITS_PIEIER8_REG_PIEIER9_BITS_PIEIER9_REG_PIEIFR10_BITS_PIEIFR10_REG_PIEIFR11_BITS_PIEIFR11_REG_PIEIFR12_BITS_PIEIFR12_REG_PIEIFR1_BITS_PIEIFR1_REG_PIEIFR2_BITS_PIEIFR2_REG_PIEIFR3_BITS_PIEIFR3_REG_PIEIFR4_BITS_PIEIFR4_REG_PIEIFR5_BITS_PIEIFR5_REG_PIEIFR6_BITS_PIEIFR6_REG_PIEIFR7_BITS_PIEIFR7_REG_PIEIFR8_BITS_PIEIFR8_REG_PIEIFR9_BITS_PIEIFR9_REG_PIEVERRADDR_BITS_PIEVERRADDR_REG_PIE_CTRL_REGS_PIEIER10_PIEIFR10_PIEIER11_PIEIFR11_PIEIER12_PIEIFR12_PIE_VECT_TABLE_PIE1_RESERVED_INT_PIE2_RESERVED_INT_PIE3_RESERVED_INT_PIE4_RESERVED_INT_PIE5_RESERVED_INT_PIE6_RESERVED_INT_PIE7_RESERVED_INT_PIE8_RESERVED_INT_PIE9_RESERVED_INT_PIE10_RESERVED_INT_PIE11_RESERVED_INT_PIE12_RESERVED_INT_PIE13_RESERVED_INT_TIMER1_INT_TIMER2_INT_DATALOG_INT_RTOS_INT_ILLEGAL_INT_USER1_INT_USER2_INT_USER3_INT_USER4_INT_USER5_INT_USER6_INT_USER7_INT_USER8_INT_USER9_INT_USER10_INT_USER11_INT_USER12_INT_ADCA1_INT_ADCB1_INT_ADCC1_INT_XINT1_INT_XINT2_INT_ADCD1_INT_TIMER0_INT_WAKE_INT_EPWM1_TZ_INT_EPWM2_TZ_INT_EPWM3_TZ_INT_EPWM4_TZ_INT_EPWM5_TZ_INT_EPWM6_TZ_INT_EPWM7_TZ_INT_EPWM8_TZ_INT_EPWM1_INT_EPWM2_INT_EPWM3_INT_EPWM4_INT_EPWM5_INT_EPWM6_INT_EPWM7_INT_EPWM8_INT_ECAP1_INT_ECAP2_INT_ECAP3_INT_ECAP4_INT_ECAP5_INT_ECAP6_INT_PIE14_RESERVED_INT_PIE15_RESERVED_INT_EQEP1_INT_EQEP2_INT_EQEP3_INT_PIE16_RESERVED_INT_PIE17_RESERVED_INT_PIE18_RESERVED_INT_PIE19_RESERVED_INT_PIE20_RESERVED_INT_SPIA_RX_INT_SPIA_TX_INT_SPIB_RX_INT_SPIB_TX_INT_MCBSPA_RX_INT_MCBSPA_TX_INT_MCBSPB_RX_INT_MCBSPB_TX_INT_DMA_CH1_INT_DMA_CH2_INT_DMA_CH3_INT_DMA_CH4_INT_DMA_CH5_INT_DMA_CH6_INT_PIE21_RESERVED_INT_PIE22_RESERVED_INT_I2CA_INT_I2CA_FIFO_INT_I2CB_INT_I2CB_FIFO_INT_SCIC_RX_INT_SCIC_TX_INT_SCID_RX_INT_SCID_TX_INT_SCIA_RX_INT_SCIA_TX_INT_SCIB_RX_INT_SCIB_TX_INT_DCANA_1_INT_DCANA_2_INT_DCANB_1_INT_DCANB_2_INT_ADCA_EVT_INT_ADCA2_INT_ADCA3_INT_ADCA4_INT_ADCB_EVT_INT_ADCB2_INT_ADCB3_INT_ADCB4_INT_CLA1_1_INT_CLA1_2_INT_CLA1_3_INT_CLA1_4_INT_CLA1_5_INT_CLA1_6_INT_CLA1_7_INT_CLA1_8_INT_XINT3_INT_XINT4_INT_XINT5_INT_PBIST_INT_PIE23_RESERVED_INT_FPU_OVERFLOW_INT_FPU_UNDERFLOW_INT_PIE24_RESERVED_INT_PIE25_RESERVED_INT_PIE26_RESERVED_INT_PIE27_RESERVED_INT_IPC0_INT_IPC1_INT_IPC2_INT_IPC3_INT_EPWM9_TZ_INT_EPWM10_TZ_INT_EPWM11_TZ_INT_EPWM12_TZ_INT_PIE28_RESERVED_INT_PIE29_RESERVED_INT_PIE30_RESERVED_INT_PIE31_RESERVED_INT_EPWM9_INT_EPWM10_INT_EPWM11_INT_EPWM12_INT_PIE32_RESERVED_INT_PIE33_RESERVED_INT_PIE34_RESERVED_INT_PIE35_RESERVED_INT_PIE36_RESERVED_INT_PIE37_RESERVED_INT_PIE38_RESERVED_INT_PIE39_RESERVED_INT_PIE40_RESERVED_INT_PIE41_RESERVED_INT_PIE42_RESERVED_INT_PIE43_RESERVED_INT_PIE44_RESERVED_INT_PIE45_RESERVED_INT_PIE46_RESERVED_INT_PIE47_RESERVED_INT_PIE48_RESERVED_INT_PIE49_RESERVED_INT_SPIC_RX_INT_SPIC_TX_INT_PIE50_RESERVED_INT_PIE51_RESERVED_INT_PIE52_RESERVED_INT_PIE53_RESERVED_INT_PIE54_RESERVED_INT_PIE55_RESERVED_INT_PIE56_RESERVED_INT_PIE57_RESERVED_INT_PIE58_RESERVED_INT_PIE59_RESERVED_INT_PIE60_RESERVED_INT_PIE61_RESERVED_INT_PIE62_RESERVED_INT_PIE63_RESERVED_INT_PIE64_RESERVED_INT_PIE65_RESERVED_INT_PIE66_RESERVED_INT_PIE67_RESERVED_INT_PIE68_RESERVED_INT_PIE69_RESERVED_INT_PIE70_RESERVED_INT_PIE72_RESERVED_INT_PIE73_RESERVED_INT_PIE74_RESERVED_INT_PIE75_RESERVED_INT_PIE76_RESERVED_INT_PIE77_RESERVED_INT_PIE78_RESERVED_INT_PIE79_RESERVED_INT_PIE80_RESERVED_INT_ADCC_EVT_INT_ADCC2_INT_ADCC3_INT_ADCC4_INT_ADCD_EVT_INT_ADCD2_INT_ADCD3_INT_ADCD4_INT_PIE81_RESERVED_INT_PIE82_RESERVED_INT_PIE83_RESERVED_INT_PIE84_RESERVED_INT_PIE85_RESERVED_INT_PIE86_RESERVED_INT_PIE87_RESERVED_INT_PIE88_RESERVED_INT_EMIF_ERROR_INT_RAM_CORRECTABLE_ERROR_INT_FLASH_CORRECTABLE_ERROR_INT_RAM_ACCESS_VIOLATION_INT_SYS_PLL_SLIP_INT_AUX_PLL_SLIP_INT_CLA_OVERFLOW_INT_CLA_UNDERFLOW_INT_PRD_BITS_PRIORITYCTRL1_BITS_CH1PRIORITY_PRIORITYCTRL1_REG_PRIORITYSTAT_BITS_ACTIVESTS_ACTIVESTS_SHADOW_PRIORITYSTAT_REG_PUMPREQUEST_BITS_PUMPREQUEST_REG_QCAPCTL_BITS_QCAPCTL_REG_QCLR_BITS_QCLR_REG_QDECCTL_BITS_QDECCTL_REG_QEINT_BITS_QEINT_REG_QEPCTL_BITS_QEPCTL_REG_QEPSTS_BITS_QEPSTS_REG_QFLG_BITS_QFLG_REG_QFRC_BITS_QFRC_REG_QPOSCTL_BITS_QPOSCTL_REG_RAMPDLYA_BITS_RAMPDLYA_REG_RAMPDLYS_BITS_RAMPDLYS_REG_RAMSTAT_BITS_STATUS_RAM0_STATUS_RAM1_STATUS_RAM2_STATUS_RAM3_STATUS_RAM4_STATUS_RAM5_STATUS_RAM6_STATUS_RAM7_STATUS_CLA1_RAMSTAT_REG_RCR1_BITS_RCR1_REG_RCR2_BITS_RCOMPAND_RCR2_REG_RCSR_BITS_MINOR_REVISION_MAJOR_REVISION_MODULE_ID_RCSR_REG_RESC_BITS_NMIWDRSn_HIBRESETn_SCCRESETn_XRSn_pin_status_TRSTn_pin_status_RESC_REG_SCICCR_BITS_ADDRIDLE_MODE_LOOPBKENA_PARITYENA_STOPBITS_SCICCR_REG_SCICTL1_BITS_RXERRINTENA_SCICTL1_REG_SCICTL2_BITS_TXINTENA_RXBKINTENA_SCICTL2_REG_SCIFFCT_BITS_SCIFFCT_REG_SCIFFRX_BITS_RXFIFORESET_RXFFOVRCLR_SCIFFRX_REG_SCIFFTX_BITS_TXFIFOXRESET_SCIFFENA_SCIFFTX_REG_SCIHBAUD_BITS_SCIHBAUD_REG_SCILBAUD_BITS_SCILBAUD_REG_SCIPRI_BITS_SCIPRI_REG_SCIRXBUF_BITS_SCIRXBUF_REG_SCIRXEMU_BITS_SCIRXEMU_REG_SCIRXST_BITS_SCIRXST_REG_SCITXBUF_BITS_SCITXBUF_REG_SCI_REGS_SCIHBAUD_SCILBAUD_SCIRXEMU_SCIRXBUF_SCITXBUF_SCSR_BITS_WDOVERRIDE_SCSR_REG_SDCMPH1_BITS_SDCMPH1_REG_SDCMPH2_BITS_SDCMPH2_REG_SDCMPH3_BITS_SDCMPH3_REG_SDCMPH4_BITS_SDCMPH4_REG_SDCMPL1_BITS_SDCMPL1_REG_SDCMPL2_BITS_SDCMPL2_REG_SDCMPL3_BITS_SDCMPL3_REG_SDCMPL4_BITS_SDCMPL4_REG_SDCPARM1_BITS_SDCPARM1_REG_SDCPARM2_BITS_SDCPARM2_REG_SDCPARM3_BITS_SDCPARM3_REG_SDCPARM4_BITS_SDCPARM4_REG_SDCTLPARM1_BITS_SDCTLPARM1_REG_SDCTLPARM2_BITS_SDCTLPARM2_REG_SDCTLPARM3_BITS_SDCTLPARM3_REG_SDCTLPARM4_BITS_SDCTLPARM4_REG_SDCTL_BITS_SDCTL_REG_SDDATA1_BITS_DATA32HI_SDDATA1_REG_SDDATA2_BITS_SDDATA2_REG_SDDATA3_BITS_SDDATA3_REG_SDDATA4_BITS_SDDATA4_REG_SDDFPARM1_BITS_FILRESEN_SDDFPARM1_REG_SDDFPARM2_BITS_SDDFPARM2_REG_SDDFPARM3_BITS_SDDFPARM3_REG_SDDFPARM4_BITS_SDDFPARM4_REG_SDFM_REGS_SDIFLGCLR_SDMFILEN_SDSTATUS_SDCTLPARM1_SDDFPARM1_SDIPARM1_SDCPARM1_SDCTLPARM2_SDDFPARM2_SDIPARM2_SDCPARM2_SDCTLPARM3_SDDFPARM3_SDIPARM3_SDCPARM3_SDCTLPARM4_SDDFPARM4_SDIPARM4_SDCPARM4_SDIFLGCLR_BITS_SDIFLGCLR_REG_SDIFLG_BITS_SDIFLG_REG_SDIPARM1_BITS_SDIPARM1_REG_SDIPARM2_BITS_SDIPARM2_REG_SDIPARM3_BITS_SDIPARM3_REG_SDIPARM4_BITS_SDIPARM4_REG_SDMFILEN_BITS_SDMFILEN_REG_SDRAM_CR_BITS_PAGESIGE_BIT_11_9_LOCK_SDRAM_CR_REG_SDRAM_RCR_BITS_REFRESH_RATE_SDRAM_RCR_REG_SDRAM_TR_BITS_SDRAM_TR_REG_SDR_EXT_TMNG_BITS_SDR_EXT_TMNG_REG_SDSTATUS_BITS_SDSTATUS_REG_SECMSEL_BITS_SECMSEL_REG_SECTSTAT_BITS_STATUS_SECTA_STATUS_SECTB_STATUS_SECTC_STATUS_SECTD_STATUS_SECTE_STATUS_SECTF_STATUS_SECTG_STATUS_SECTH_STATUS_SECTI_STATUS_SECTJ_STATUS_SECTK_STATUS_SECTL_STATUS_SECTM_STATUS_SECTN_STATUS_BANK2_SECTSTAT_REG_SOFTINTEN_BITS_SOFTINTEN_REG_SOFTINTFRC_BITS_SOFTINTFRC_REG_SPCR1_BITS_RSYNCERR_SPCR1_REG_SPCR2_BITS_XSYNCERR_SPCR2_REG_SPIBRR_BITS_SPI_BIT_RATE_SPIBRR_REG_SPICCR_BITS_CLKPOLARITY_SPISWRESET_SPICCR_REG_SPICTL_BITS_SPIINTENA_MASTER_SLAVE_CLK_PHASE_OVERRUNINTENA_SPICTL_REG_SPIFFCT_BITS_SPIFFCT_REG_SPIFFRX_BITS_RXFFOVFCLR_SPIFFRX_REG_SPIFFTX_BITS_SPIFFENA_SPIFFTX_REG_SPIPRI_BITS_PRIORITY_SPIPRI_REG_SPISTS_BITS_BUFFULL_FLAG_INT_FLAG_OVERRUN_FLAG_SPISTS_REG_SPI_REGS_SPIRXEMU_SPIRXBUF_SPITXBUF_SRGR1_BITS_SRGR1_REG_SRGR2_BITS_SRGR2_REG_SYSCLKDIVSEL_BITS_PLLSYSCLKDIV_SYSCLKDIVSEL_REG_SYSPLLCTL1_BITS_SYSPLLCTL1_REG_SYSPLLMULT_BITS_SYSPLLMULT_REG_SYSPLLSTS_BITS_SYSPLLSTS_REG_TBCTL2_BITS_SELFCLRTRREM_OSHTSYNCMODE_OSHTSYNC_SYNCOSELX_PRDLDSYNC_TBCTL2_REG_TBCTL_BITS_SYNCOSEL_HSPCLKDIV_TBCTL_REG_TBPHS_BITS_TBPHS_REG_TBSTS_BITS_TBSTS_REG_TCR_BITS_TIM_BITS_TMR2CLKCTL_BITS_TMR2CLKSRCSEL_TMR2CLKPRESCALE_TMR2CLKCTL_REG_TPRH_BITS_TPRH_REG_TPR_BITS_TZCBCCLR_BITS_TZCBCCLR_REG_TZCBCFLG_BITS_TZCBCFLG_REG_TZCLR_BITS_CBCPULSE_TZCLR_REG_TZCTL2_BITS_TZCTL2_REG_TZCTLDCA_BITS_DCAEVT1U_DCAEVT1D_DCAEVT2U_DCAEVT2D_TZCTLDCA_REG_TZCTLDCB_BITS_DCBEVT1U_DCBEVT1D_DCBEVT2U_DCBEVT2D_TZCTLDCB_REG_TZCTL_BITS_TZCTL_REG_TZDCSEL_BITS_TZDCSEL_REG_TZEINT_BITS_TZEINT_REG_TZFLG_BITS_TZFLG_REG_TZFRC_BITS_TZFRC_REG_TZOSTCLR_BITS_TZOSTCLR_REG_TZOSTFLG_BITS_TZOSTFLG_REG_TZSEL_BITS_TZSEL_REG_UCERRCLR_BITS_UCERRCLR_REG_UCERRFLG_BITS_UCERRFLG_REG_UCERRSET_BITS_UCERRSET_REG_WDCNTR_BITS_WDCNTR_REG_WDCR_BITS_WDCR_REG_WDKEY_BITS_WDKEY_REG_WDWCR_BITS_FIRSTKEY_WDWCR_REG_X1CNT_BITS_X1CNT_REG_XCLKOUTDIVSEL_BITS_XCLKOUTDIV_XCLKOUTDIVSEL_REG_XCR1_BITS_XCR1_REG_XCR2_BITS_XCOMPAND_XCR2_REG_XINT1CR_BITS_POLARITY_XINT1CR_REG_XINT2CR_BITS_XINT2CR_REG_XINT3CR_BITS_XINT3CR_REG_XINT4CR_BITS_XINT4CR_REG_XINT5CR_BITS_XINT5CR_REG_XINT_REGS_XINT1CTR_XINT2CTR_XINT3CTR_Z1_BOOTCTRL_BITS_BOOTPIN0_BOOTPIN1_Z1_BOOTCTRL_REG_Z1_CR_BITS_UNSECURE_FORCESEC_Z1_CR_REG_Z1_EXEONLYRAMR_BITS_EXEONLY_RAM0_EXEONLY_RAM1_EXEONLY_RAM2_EXEONLY_RAM3_EXEONLY_RAM4_EXEONLY_RAM5_EXEONLY_RAM6_EXEONLY_RAM7_Z1_EXEONLYRAMR_REG_Z1_EXEONLYSECTR_BITS_EXEONLY_SECTA_EXEONLY_SECTB_EXEONLY_SECTC_EXEONLY_SECTD_EXEONLY_SECTE_EXEONLY_SECTF_EXEONLY_SECTG_EXEONLY_SECTH_EXEONLY_SECTI_EXEONLY_SECTJ_EXEONLY_SECTK_EXEONLY_SECTL_EXEONLY_SECTM_EXEONLY_SECTN_EXEONLY_BANK2_Z1_EXEONLYSECTR_REG_Z1_GRABRAMR_BITS_GRAB_RAM0_GRAB_RAM1_GRAB_RAM2_GRAB_RAM3_GRAB_RAM4_GRAB_RAM5_GRAB_RAM6_GRAB_RAM7_GRAB_CLA1_Z1_GRABRAMR_REG_Z1_GRABSECTR_BITS_GRAB_SECTA_GRAB_SECTB_GRAB_SECTC_GRAB_SECTD_GRAB_SECTE_GRAB_SECTF_GRAB_SECTG_GRAB_SECTH_GRAB_SECTI_GRAB_SECTJ_GRAB_SECTK_GRAB_SECTL_GRAB_SECTM_GRAB_SECTN_GRAB_BANK2_Z1_GRABSECTR_REG_Z1_LINKPOINTER_BITS_LINKPOINTER_Z1_LINKPOINTER_REG_Z1_OTPSECLOCK_BITS_PSWDLOCK_Z1_OTPSECLOCK_REG_Z2_BOOTCTRL_BITS_Z2_BOOTCTRL_REG_Z2_CR_BITS_Z2_CR_REG_Z2_EXEONLYRAMR_BITS_Z2_EXEONLYRAMR_REG_Z2_EXEONLYSECTR_BITS_Z2_EXEONLYSECTR_REG_Z2_GRABRAMR_BITS_Z2_GRABRAMR_REG_Z2_GRABSECTR_BITS_Z2_GRABSECTR_REG_Z2_LINKPOINTER_BITS_Z2_LINKPOINTER_REG_Z2_OTPSECLOCK_BITS_Z2_OTPSECLOCK_REG__MSTF_BITS__MSTF_REGF2837xD_Gpio.cF2837xD_Ipc.c_ReadIpcTimer_SendIpcData_word_length_RecvIpcData_recv_buf_FillIpcSendData_fill_data_SendIpcCommand_SendIpcFlag_AckIpcFlag_CancelIpcFlag_WaitForIpcFlag_WaitForIpcAck_SeizeFlashPump_ReleaseFlashPumpF2837xD_PieCtrl.c_InitPieCtrl_EnableInterruptsF2837xD_PieVect.c_InitPieVectTable.econst:_PieVectTableInitF2837xD_SysCtrl.c_InitSysCtrl_InitPeripheralClocks_DisablePeripheralClocks_ServiceDog_DisableDog_InitSysPll_clock_source_InitAuxPll_temp_divsel_CsmUnlock_SysIntOsc1Sel_SysIntOsc2Sel_SysXtalOscSel_AuxIntOsc2Sel_AuxXtalOscSel_AuxAuxClkSelF2837xD_usDelay.asmFapi_UserDefinedFunctions.c_Fapi_serviceWatchdogTimer_Fapi_setupEepromSectorEnable_Fapi_setupBankSectorEnable$$fake157_Fapi_Status_Success_Fapi_Status_FsmBusy_Fapi_Status_FsmReady_Fapi_Status_AsyncBusy_Fapi_Status_AsyncComplete_Fapi_Error_Fail_Fapi_Error_StateMachineTimeout_Fapi_Error_OtpChecksumMismatch_Fapi_Error_InvalidDelayValue_Fapi_Error_InvalidHclkValue_Fapi_Error_InvalidCpu_Fapi_Error_InvalidBank_Fapi_Error_InvalidAddress_Fapi_Error_InvalidReadMode_Fapi_Error_AsyncIncorrectDataBufferLength_Fapi_Error_AsyncIncorrectEccBufferLength_Fapi_Error_AsyncDataEccBufferLengthMismatch_Fapi_Error_FeatureNotAvailable_Fapi_StatusType_ChecksumLength_OtpVersion_OtpChecksum_NumberOfBanks_NumberOfSectors_MemorySize_SiliconRevision_AsicNumber_23_8_AsicNumber_31_24_LotNumber_WaferNumber_Flowbits_YCoordinate_XCoordinate_Add_EXEZSU_SmFrequency_Sequence_VHV_EStep_VHV_EStart_OtpReserved1_OtpReserved2_ApiChecksum_OtpReserved3_OtpReserved4_OtpReserved5_OtpReserved6__FRDCNTL_Reserved_03_01__FRDCNTL_Reserved_07_05__FRDCNTL_Reserved_15_12__FRDCNTL_Reserved_23_17_IFLUSH_HOLD__FRDCNTL_Reserved_31_28__FSPRD_Reserved_07_02_DIS_PREEMPT__FSPRD_Reserved_31_17__FEDACCTRL1_Reserved_07_06__FEDACCTRL1_Reserved_15_11_EDACMODE__FEDACCTRL1_Reserved_23_20_SUSP_IGNR__FEDACCTRL1_Reserved_31_25_SEC_THRESHOLD__FEDACCTRL2_Reserved_31_16_COR_ERR_CNT__FCOR_ERR_CNT_Reserved_31_16_SERR_POS__FCOR_ERR_POS_Reserved_15_10__FCOR_ERR_POS_Reserved_31_16_ERR_PRF_FLG_ERR_ZERO_FLG_ERR_ONE_FLG_D_COR_ERR_ECC0_MAL_ERR_ECC1_MAL_ERR_COM0_MAL_GOOD_COM1_MAL_GOOD_ECC_MUL_ERR_BUF_PAR_ERR_ADD_PAR_ERR_ADD_TAG_ERR_D_UNC_ERR_B2_ERR_IS_EE__FEDACSTATUS_Reserved_15_14_B2_COR_ERR_B2_UNC_ERR_ECCB2_MAL_ERR_COMB2_BUS_MAL_GOOD_ECC2_MAL_ERR_ECC3_MAL_ERR_COM2_MAL_GOOD_COM3_MAL_GOOD_FSM_DONE__FEDACSTATUS_Reserved_31_26_SectorID0__FEDACSDIS_Reserved_04_SectorID0_inverse__FEDACSDIS_Reserved_12_BankID0_inverse_SectorID1__FEDACSDIS_Reserved_20_SectorID1_inverse__FEDACSDIS_Reserved_28_BankID1_inverse_PRIM_ADD_TAG_0_15_PRIM_ADD_TAG_16_22__FPRIM_ADD_TAG_Reserved_31_23_REDU_ADD_TAG_0_15_REDU_ADD_TAG_16_22__FREDU_ADD_TAG_Reserved_31_23_PROTL1DIS__FBPROT_Reserved_15_02__FBPROT_Reserved_31_16__FBSE_Reserved_31_16__FBBUSY_Reserved_15_08__FBBUSY_Reserved_31_06_OTPPROTDIS__FBAC_Reserved_31_24_BANKPWR0_BANKPWR1_BANKPWR2_BANKPWR3_BANKPWR4_BANKPWR5_BANKPWR6_BANKPWR7_REG_PWRSAV__FBAC_Reserved_23_20_FSM_PWRSAV__FBAC_Reserved_31_28__FBPRDY_Reserved_14_08_BANKBUSY__FBPRDY_Reserved_31_24__FBAC1_Reserved_15_01_PSLEEPTDIS__FBAC1_Reserved_31_27__FBAC2_Reserved_31_16__FMAC_Reserved_15_03__FMAC_Reserved_31_15__FMSTAT_Reserved_31_18__FEMU_ECC_Reserved_15_08__FEMU_ECC_Reserved_31_16__FLOCK_Reserved_31_16_EMU_ADDR_15_0_EMU_ADDR_21_16__FEMU_ADDR_Reserved_31_22_DIAGMODE__FDIAGCTRL_Reserved_07_03_DIAG_BUF_SEL__FDIAGCTRL_Reserved_11_10_DIAG_ECC_SEL__FDIAGCTRL_Reserved_15_DIAG_EN_KEY__FDIAGCTRL_Reserved_23_20_DIAG_TRIG__FDIAGCTRL_Reserved_31_25__FRAW_ECC_Reserved_15_08__FRAW_ECC_Reserved_31_16_DAT_INV_PAR_ADD_INV_PAR_PAR_OVR_KEY_BUS_PAR_DIS_BNK_INV_PAR__FPAR_OVR_Reserved_31_17__FVREADCT_Reserved_15_04__FVREADCT_Reserved_31_16_VHVCT_PV__FVHVCT1_Reserved_15_09__FVHVCT1_Reserved_31_25__FVHVCT2_Reserved_15_09__FVHVCT2_Reserved_31_25_VHVCT_READ__FVHVCT3_Reserved_15_09__FVHVCT3_Reserved_31_20__FVNVCT_Reserved_07_05_VCG2P5CT__FVNVCT_Reserved_15_13__FVNVCT_Reserved_31_16__FVLSP_Reserved_11_00__FVLSP_Reserved_31_16__FVWLCT_Reserved_15_05__FVWLCT_Reserved_31_16_EFUSE_EN__FEFUSECTRL_Reserved_07_05__FEFUSECTRL_Reserved_15_09_WRITE_EN__FEFUSECTRL_Reserved_23_18_CHAIN_SEL__FEFUSECTRL_Reserved_31_27_SHIFT_DONE__FEFUSE_Reserved_15_01__FEFUSE_Reserved_31_16_SEQ_PUMP__FSEQPMP_Reserved_15_08__FSEQPMP_Reserved_31_15_CLK_TRIM_0_15_CLK_TRIM_18_16__FCLKTRIM_Reserved_31_19_SectorID2__FEDACSDIS2_Reserved_4_SectorID2_inverse__FEDACSDIS2_Reserved_12_BankID2_inverse_SectorID3__FEDACSDIS2_Reserved_20_SectorID3_inverse__FEDACSDIS2_Reserved_28_BankID3_inverse__FBSTROBES_Reserved_01_00_NOCOLRED__FBSTROBES_Reserved_07__FBSTROBES_Reserved_15_9__FBSTROBES_Reserved_23_17__FBSTROBES_Reserved_31_25__5VPWRDNZ__3VPWRDNZ__FBSTROBES_Reserved_07_02_EXECUTEZ__FPSTROBES_Reserved_15_09__FPSTROBES_Reserved_31_16__FBMODE_Reserved_15_03__FBMODE_Reserved_31_16__FTCR_Reserved_15_07__FTCR_Reserved_31_16_ADDR_INCR_TP_BUSY_SEL_FL_DATAIN_SEL_TP_DATA_SEL_WDAT_CHANGE__FPMT_CTRL_Reserved_31_21_PBIST_KEY__PBIST_CTRL_Reserved_15_05__PBIST_CTRL_Reserved_31_16__FTCTRL_Reserved_00__FTCTRL_Reserved_15_02_WDATA_BLK_CLR__FTCTRL_Reserved_23_17_AUTOCALC_EN__FTCTRL_Reserved_31_25_WPDATA_287_256_u8Bytes31_24_u8Bytes23_16_u8Bytes15_08_u8Bytes07_00__FSWSTAT_Reserved_15_01__FSWSTAT_Reserved_31_16__FSM_GLBCTRL_Reserved_15_01__FSM_GLBCTRL_Reserved_31_16__FSM_STATE_Reserved_05_00_TIOTP_ACT__FSM_STATE_Reserved_09__FSM_STATE_Reserved_15_12__FSM_STATE_Reserved_31_16_OVR_PUL_CNT__FSM_STATUS_Reserved_15_03__FSM_STATUS_Reserved_31_16__FSM_COMMAND_Reserved_15_06__FSM_COMMAND_Reserved_31_16__FSM_PE_OSU_Reserved_31_16__FSM_VSTAT_Reserved_11_00_VSTAT_CNT__FSM_VSTAT_Reserved_31_16__FSM_PE_VSU_Reserved_31_16__FSM_CMP_VSU_Reserved_31_16_EXE_VALD__FSM_EX_VAL_Reserved_31_16__FSM_RD_H_Reserved_15_08__FSM_RD_H_Reserved_31_16__FSM_P_OH_Reserved_07_00__FSM_P_OH_Reserved_31_16__FSM_ERA_OH_Reserved_31_16_SAV_P_PUL__FSM_SAV_PPUL_Reserved_15_12__FSM_SAV_PPUL_Reserved_31_16__FSM_PE_VH_Reserved_31_16_PROG_PUL_WIDTH__FSM_PRG_PW_Reserved_31_16_SAV_ERA_PUL__FSM_SAV_ERA_PUL_Reserved_15_12__FSM_SAV_ERA_PUL_Reserved_31_16_SAV_ERA_MODE_SAV_PGM_CMD_ERA_SUBMODE_PGM_SUBMODE_RDV_SUBMODE__FSM_MODE_Reserved_31_20_PGM_ADDR_15_0_PGM_ADDR_22_16_PGM_BANK__FSM_PGM_Reserved_27_26_ERA_ADDR_15_0_ERA_ADDR_22_16_ERA_BANK__FSM_ERA_Reserved_31_26_MAX_PRG_PUL__FSM_PRG_PUL_Reserved_15_12_BEG_EC_LEVEL__FSM_PRG_PUL_Reserved_31_25_MAX_ERA_PUL__FSM_ERA_PUL_Reserved_15_12_MAX_EC_LEVEL__FSM_ERA_PUL_Reserved_31_25__FSM_STEP_SIZE_Reserved_15_00_EC_STEP_SIZE__FSM_STEP_SIZE_Reserved_31_25_PUL_CNTR__FSM_PUL_CNTR_Reserved_15_12_CUR_EC_LEVEL__FSM_PUL_CNTR_Reserved_31_25_EC_STEP_HEIGHT__FSM_EC_STEP_HEIGHT_Reserved_15_7__FSM_EC_STEP_HEIGHT_Reserved_31_16_OVERRIDE_INV_DATA_DIS_TST_EN_PREC_STOP_EN_PGM_SEC_COF_EN_BNK_ERA_MODE_DBG_SHORT_ROW_DO_REDU_COL__FSM_ST_MACHINE_Reserved_12_RESTRT_ADDR_ONE_TIME_GOOD__FSM_ST_MACHINE_Reserved_15_RV_INT_EN_RV_SEC_EN_CMPV_ALLOWED_ALL_BANKS_FSM_INT_EN_DO_PRECOND__FSM_ST_MACHINE_Reserved_31_24__FSM_WR_ENA_Reserved_15_03__FSM_WR_ENA_Reserved_31_16__FSM_ACC_EP_Reserved_31_16__FSM_SECTOR_Reserved_15_08_SECT_ERASED_CONFIG_CRC_MOD_VERSION_15_12_MOD_VERSION_31_16_FSMEXECUTE__FSM_EXECUTE_Reserved_15_05_SUSPEND_NOW__FSM_EXECUTE_Reserved_31_20_AUTOSTART_GRACE_AUTOSUSP_EN__EEPROM_CONFIG_Reserved_15_09__EEPROM_CONFIG_Reserved_31_20_MAIN_NUM_BANK_MAIN_BANK_WIDTH_EE_NUM_BANK_EE_BANK_WIDTH_CPU_TYPE1_AUTO_SUSP_EE_IN_MAIN_AUTOCALC__FCFG_WRAPPER_Reserved_23_22_FAMILY_TYPE_B0_START_ADDR_0_15_B0_START_ADDR_16_23_B0_MUX_FACTOR_B0_MAX_SECTOR_B1_START_ADDR_0_15_B1_START_ADDR_16_23_B1_MUX_FACTOR_B1_MAX_SECTOR_B2_START_ADDR_0_15_B2_START_ADDR_16_23_B2_MUX_FACTOR_B2_MAX_SECTOR_B3_START_ADDR_0_15_B3_START_ADDR_16_23_B3_MUX_FACTOR_B3_MAX_SECTOR_B4_START_ADDR_0_15_B4_START_ADDR_16_23_B4_MUX_FACTOR_B4_MAX_SECTOR_B5_START_ADDR_0_15_B5_START_ADDR_16_23_B5_MUX_FACTOR_B5_MAX_SECTOR_B6_START_ADDR_0_15_B6_START_ADDR_16_23_B6_MUX_FACTOR_B6_MAX_SECTOR_B7_START_ADDR_0_15_B7_START_ADDR_16_23_B7_MUX_FACTOR_B7_MAX_SECTOR_B0_SECT_SIZE_0_B0_SECT_SIZE_1_B0_SECT_SIZE_2_B0_SECT_SIZE_3_B0_SECT_SIZE__FCFG_B0_SSIZE0_Reserved_15_4_B0_NUM_SECTORS__FCFG_B0_SSIZE0_Reserved_31_28_B0_SECT_SIZE_4_B0_SECT_SIZE_5_B0_SECT_SIZE_6_B0_SECT_SIZE_7__FCFG_B0_SSIZE1_Reserved_31_0_B0_SECT_SIZE_8_B0_SECT_SIZE_9_B0_SECT_SIZE_10_B0_SECT_SIZE_11__FCFG_B0_SSIZE2_Reserved_31_0_B0_SECT_SIZE_12_B0_SECT_SIZE_13_B0_SECT_SIZE_14_B0_SECT_SIZE_15__FCFG_B0_SSIZE3_Reserved_31_0_B1_SECT_SIZE_0_B1_SECT_SIZE_1_B1_SECT_SIZE_2_B1_SECT_SIZE_3$$fake100_B1_SECT_SIZE__FCFG_B1_SSIZE0_Reserved_15_4_B1_NUM_SECTORS__FCFG_B1_SSIZE0_Reserved_31_28$$fake101_B1_SECT_SIZE_4_B1_SECT_SIZE_5_B1_SECT_SIZE_6_B1_SECT_SIZE_7$$fake102__FCFG_B1_SSIZE1_Reserved_31_0$$fake103_B1_SECT_SIZE_8_B1_SECT_SIZE_9_B1_SECT_SIZE_10_B1_SECT_SIZE_11$$fake104__FCFG_B1_SSIZE2_Reserved_31_0$$fake105_B1_SECT_SIZE_12_B1_SECT_SIZE_13_B1_SECT_SIZE_14_B1_SECT_SIZE_15$$fake106__FCFG_B1_SSIZE3_Reserved_31_0$$fake107_B2_SECT_SIZE_0_B2_SECT_SIZE_1_B2_SECT_SIZE_2_B2_SECT_SIZE_3$$fake108_B2_SECT_SIZE__FCFG_B2_SSIZE0_Reserved_15_4_B2_NUM_SECTORS__FCFG_B2_SSIZE0_Reserved_31_28$$fake109_B2_SECT_SIZE_4_B2_SECT_SIZE_5_B2_SECT_SIZE_6_B2_SECT_SIZE_7$$fake110__FCFG_B2_SSIZE1_Reserved_31_0$$fake111_B2_SECT_SIZE_8_B2_SECT_SIZE_9_B2_SECT_SIZE_10_B2_SECT_SIZE_11$$fake112__FCFG_B2_SSIZE2_Reserved_31_0$$fake113_B2_SECT_SIZE_12_B2_SECT_SIZE_13_B2_SECT_SIZE_14_B2_SECT_SIZE_15$$fake114__FCFG_B2_SSIZE3_Reserved_31_0$$fake115_B3_SECT_SIZE_3_B3_SECT_SIZE_1_B3_SECT_SIZE_2_B3_SECT_SIZE_0$$fake116_B3_SECT_SIZE__FCFG_B3_SSIZE0_Reserved_15_4_B3_NUM_SECTORS__FCFG_B3_SSIZE0_Reserved_31_28$$fake117_B3_SECT_SIZE_4_B3_SECT_SIZE_5_B3_SECT_SIZE_6_B3_SECT_SIZE_7$$fake118__FCFG_B3_SSIZE1_Reserved_31_0$$fake119_B3_SECT_SIZE_8_B3_SECT_SIZE_9_B3_SECT_SIZE_10_B3_SECT_SIZE_11$$fake120__FCFG_B3_SSIZE2_Reserved_31_0$$fake121_B3_SECT_SIZE_12_B3_SECT_SIZE_13_B3_SECT_SIZE_14_B3_SECT_SIZE_15$$fake122__FCFG_B3_SSIZE3_Reserved_31_0$$fake123_B4_SECT_SIZE_0_B4_SECT_SIZE_1_B4_SECT_SIZE_2_B4_SECT_SIZE_3$$fake124_B4_SECT_SIZE__FCFG_B4_SSIZE0_Reserved_15_4_B4_NUM_SECTORS__FCFG_B4_SSIZE0_Reserved_31_28$$fake125_B4_SECT_SIZE_4_B4_SECT_SIZE_5_B4_SECT_SIZE_6_B4_SECT_SIZE_7$$fake126__FCFG_B4_SSIZE1_Reserved_31_0$$fake127_B4_SECT_SIZE_8_B4_SECT_SIZE_9_B4_SECT_SIZE_10_B4_SECT_SIZE_11$$fake128__FCFG_B4_SSIZE2_Reserved_31_0$$fake129_B4_SECT_SIZE_12_B4_SECT_SIZE_13_B4_SECT_SIZE_14_B4_SECT_SIZE_15$$fake130__FCFG_B4_SSIZE3_Reserved_31_0$$fake131_B5_SECT_SIZE_0_B5_SECT_SIZE_1_B5_SECT_SIZE_2_B5_SECT_SIZE_3$$fake132_B5_SECT_SIZE__FCFG_B5_SSIZE0_Reserved_15_4_B5_NUM_SECTORS__FCFG_B5_SSIZE0_Reserved_31_28$$fake133_B5_SECT_SIZE_4_B5_SECT_SIZE_5_B5_SECT_SIZE_6_B5_SECT_SIZE_7$$fake134__FCFG_B5_SSIZE1_Reserved_31_0$$fake135_B5_SECT_SIZE_8_B5_SECT_SIZE_9_B5_SECT_SIZE_10_B5_SECT_SIZE_11$$fake136__FCFG_B5_SSIZE2_Reserved_31_0$$fake137_B5_SECT_SIZE_12_B5_SECT_SIZE_13_B5_SECT_SIZE_14_B5_SECT_SIZE_15$$fake138__FCFG_B5_SSIZE3_Reserved_31_0$$fake139_B6_SECT_SIZE_0_B6_SECT_SIZE_1_B6_SECT_SIZE_2_B6_SECT_SIZE_3$$fake140_B6_SECT_SIZE__FCFG_B6_SSIZE0_Reserved_15_4_B6_NUM_SECTORS__FCFG_B6_SSIZE0_Reserved_31_28$$fake141_B6_SECT_SIZE_4_B6_SECT_SIZE_5_B6_SECT_SIZE_6_B6_SECT_SIZE_7$$fake142__FCFG_B6_SSIZE1_Reserved_31_0$$fake143_B6_SECT_SIZE_8_B6_SECT_SIZE_9_B6_SECT_SIZE_10_B6_SECT_SIZE_11$$fake144__FCFG_B6_SSIZE2_Reserved_31_0$$fake145_B6_SECT_SIZE_12_B6_SECT_SIZE_13_B6_SECT_SIZE_14_B6_SECT_SIZE_15$$fake146__FCFG_B6_SSIZE3_Reserved_31_0$$fake147_B7_SECT_SIZE_0_B7_SECT_SIZE_1_B7_SECT_SIZE_2_B7_SECT_SIZE_3$$fake148_B7_SECT_SIZE__FCFG_B7_SSIZE0_Reserved_15_4_B7_NUM_SECTORS__FCFG_B7_SSIZE0_Reserved_31_28$$fake149_B7_SECT_SIZE_4_B7_SECT_SIZE_5_B7_SECT_SIZE_6_B7_SECT_SIZE_7$$fake150__FCFG_B7_SSIZE1_Reserved_31_0$$fake151_B7_SECT_SIZE_8_B7_SECT_SIZE_9_B7_SECT_SIZE_10_B7_SECT_SIZE_11$$fake152__FCFG_B7_SSIZE2_Reserved_31_0$$fake153_B7_SECT_SIZE_12_B7_SECT_SIZE_13_B7_SECT_SIZE_14_B7_SECT_SIZE_15$$fake154__FCFG_B7_SSIZE3_Reserved_31_0$$fake155_m_poTiOtpBaseAddress_m_poFlashControlRegisters_m_u8MainBankWidth_m_u8EeBankWidth_m_u8MainEccWidth_m_u8EeEccWidth_m_u8CurrentRwait_m_u8CurrentEwait_m_u16HclkFrequency_Fapi_InitStruct$$fake156_OTP_VALUE_au8OtpWord_au16OtpWord_au32OtpWord_Fapi_TiOtpBytesType_EEPROM_CONFIG_u32Register_EEPROM_CONFIG_BITS_FBAC1_BITS_FBAC2_BITS_FBPROT_BITS_FBMODE_BITS_FBSE_BITS_FBSTROBES_FBSTROBES_BITS_FCFG_B0_SSIZE0_FCFG_B0_SSIZE0_STD_BITS_FCFG_B0_SSIZE0_FLEE_BITS_FCFG_B0_SSIZE1_FCFG_B0_SSIZE1_STD_BITS_FCFG_B0_SSIZE1_FLEE_BITS_FCFG_B0_SSIZE2_FCFG_B0_SSIZE2_STD_BITS_FCFG_B0_SSIZE2_FLEE_BITS_FCFG_B0_SSIZE3_FCFG_B0_SSIZE3_STD_BITS_FCFG_B0_SSIZE3_FLEE_BITS_FCFG_B0_START_FCFG_B0_START_BITS_FCFG_B1_SSIZE0_FCFG_B1_SSIZE0_STD_BITS_FCFG_B1_SSIZE0_FLEE_BITS_FCFG_B1_SSIZE1_FCFG_B1_SSIZE1_STD_BITS_FCFG_B1_SSIZE1_FLEE_BITS_FCFG_B1_SSIZE2_FCFG_B1_SSIZE2_STD_BITS_FCFG_B1_SSIZE2_FLEE_BITS_FCFG_B1_SSIZE3_FCFG_B1_SSIZE3_STD_BITS_FCFG_B1_SSIZE3_FLEE_BITS_FCFG_B1_START_FCFG_B1_START_BITS_FCFG_B2_SSIZE0_FCFG_B2_SSIZE0_STD_BITS_FCFG_B2_SSIZE0_FLEE_BITS_FCFG_B2_SSIZE1_FCFG_B2_SSIZE1_STD_BITS_FCFG_B2_SSIZE1_FLEE_BITS_FCFG_B2_SSIZE2_FCFG_B2_SSIZE2_STD_BITS_FCFG_B2_SSIZE2_FLEE_BITS_FCFG_B2_SSIZE3_FCFG_B2_SSIZE3_STD_BITS_FCFG_B2_SSIZE3_FLEE_BITS_FCFG_B2_START_FCFG_B2_START_BITS_FCFG_B3_SSIZE0_FCFG_B3_SSIZE0_STD_BITS_FCFG_B3_SSIZE0_FLEE_BITS_FCFG_B3_SSIZE1_FCFG_B3_SSIZE1_STD_BITS_FCFG_B3_SSIZE1_FLEE_BITS_FCFG_B3_SSIZE2_FCFG_B3_SSIZE2_STD_BITS_FCFG_B3_SSIZE2_FLEE_BITS_FCFG_B3_SSIZE3_FCFG_B3_SSIZE3_STD_BITS_FCFG_B3_SSIZE3_FLEE_BITS_FCFG_B3_START_FCFG_B3_START_BITS_FCFG_B4_SSIZE0_FCFG_B4_SSIZE0_STD_BITS_FCFG_B4_SSIZE0_FLEE_BITS_FCFG_B4_SSIZE1_FCFG_B4_SSIZE1_STD_BITS_FCFG_B4_SSIZE1_FLEE_BITS_FCFG_B4_SSIZE2_FCFG_B4_SSIZE2_STD_BITS_FCFG_B4_SSIZE2_FLEE_BITS_FCFG_B4_SSIZE3_FCFG_B4_SSIZE3_STD_BITS_FCFG_B4_SSIZE3_FLEE_BITS_FCFG_B4_START_FCFG_B4_START_BITS_FCFG_B5_SSIZE0_FCFG_B5_SSIZE0_STD_BITS_FCFG_B5_SSIZE0_FLEE_BITS_FCFG_B5_SSIZE1_FCFG_B5_SSIZE1_STD_BITS_FCFG_B5_SSIZE1_FLEE_BITS_FCFG_B5_SSIZE2_FCFG_B5_SSIZE2_STD_BITS_FCFG_B5_SSIZE2_FLEE_BITS_FCFG_B5_SSIZE3_FCFG_B5_SSIZE3_STD_BITS_FCFG_B5_SSIZE3_FLEE_BITS_FCFG_B5_START_FCFG_B5_START_BITS_FCFG_B6_SSIZE0_FCFG_B6_SSIZE0_STD_BITS_FCFG_B6_SSIZE0_FLEE_BITS_FCFG_B6_SSIZE1_FCFG_B6_SSIZE1_STD_BITS_FCFG_B6_SSIZE1_FLEE_BITS_FCFG_B6_SSIZE2_FCFG_B6_SSIZE2_STD_BITS_FCFG_B6_SSIZE2_FLEE_BITS_FCFG_B6_SSIZE3_FCFG_B6_SSIZE3_STD_BITS_FCFG_B6_SSIZE3_FLEE_BITS_FCFG_B6_START_FCFG_B6_START_BITS_FCFG_B7_SSIZE0_FCFG_B7_SSIZE0_STD_BITS_FCFG_B7_SSIZE0_FLEE_BITS_FCFG_B7_SSIZE1_FCFG_B7_SSIZE1_STD_BITS_FCFG_B7_SSIZE1_FLEE_BITS_FCFG_B7_SSIZE2_FCFG_B7_SSIZE2_STD_BITS_FCFG_B7_SSIZE2_FLEE_BITS_FCFG_B7_SSIZE3_FCFG_B7_SSIZE3_STD_BITS_FCFG_B7_SSIZE3_FLEE_BITS_FCFG_B7_START_FCFG_B7_START_BITS_FCFG_BANK_FCFG_BANK_BITS_FCFG_BNK_TYPE_FCFG_BNK_TYPE_BITS_FCFG_WRAPPER_FCFG_WRAPPER_BITS_FCLKTRIM_FCLKTRIM_BITS_FCOR_ERR_ADD_FCOR_ERR_CNT_FCOR_ERR_CNT_BITS_FCOR_ERR_POS_FCOR_ERR_POS_BITS_FDIAGCTRL_FDIAGCTRL_BITS_FEDACCTRL1_FEDACCTRL1_BITS_FEDACCTRL2_FEDACCTRL2_BITS_FEDACSDIS_FEDACSDIS_BITS_FEDACSDIS2_FEDACSDIS2_BITS_FEDACSTATUS_FEDACSTATUS_BITS_FEFUSECTRL_FEFUSE_BITS_FEFUSEDATA_FEFUSESTAT_FEFUSESTAT_BITS_FEMU_ADDR_FEMU_ADDR_BITS_FEMU_DLSW_FEMU_DMSW_FEMU_ECC_FEMU_ECC_BITS_FLOCK_BITS_FMC_REGISTERS_FedAcCtrl1_FedAcCtrl2_FcorErrCnt_FcorErrAdd_FcorErrPos_FedAcStatus_FuncErrAdd_FedAcsDis_FprimAddTag_FreduAddTag_Fbfallback_FemuDmsw_FemuDlsw_FemuAddr_FdiagCtrl_FrawDatah_FrawDatal_Fvreadct_FefuseCtrl_FefuseStat_FefuseData_FclkTrim__Reserved_B0__Reserved_B4_BC_FedAcsDis2__Reserved_C4_FC_Fbstrobes_Fpstrobes_FpmtCtrl_PbistCtrl_Fwpwrite0_Fwpwrite1_Fwpwrite2_Fwpwrite3_Fwpwrite4_Fwpwrite5_Fwpwrite6_Fwpwrite7_FwpwriteEcc__Reserved_148_1FC_FsmGlbctrl_FsmState_FsmStatus_FsmCommand_FsmPeOsu_FsmVstat_FsmPeVsu_FsmCmpVsu_FsmExVal_FsmEraOh_FsmSavPul__Reserved_238_23C_FsmPrgPw_FsmEraPw__Reserved_248_250_FsmSavEraPul_FsmTimer_FsmPrgPul_FsmEraPul_FsmStepSize_FsmPulCntr_FsmEcStepHeightSize_FsmStMachine__Reserved_280_284_FsmWrEna_FsmAccPp_FsmAccEp__Reserved_294_29C_FsmSector_FmcRevId_FsmErrAddr_FsmAPgmMaxPul_FsmExecute_EepromConfig__Reserved_2BC_FsmSector1_FsmSector2__Reserved_2C8_3FC_FcfgBank_FcfgWrapper_FcfgBnkType__Reserved_40C_FcfgB0Start_FcfgB1Start_FcfgB2Start_FcfgB3Start_FcfgB4Start_FcfgB5Start_FcfgB6Start_FcfgB7Start_FcfgB0Ssize0_FcfgB0Ssize1_FcfgB0Ssize2_FcfgB0Ssize3_FcfgB1Ssize0_FcfgB1Ssize1_FcfgB1Ssize2_FcfgB1Ssize3_FcfgB2Ssize0_FcfgB2Ssize1_FcfgB2Ssize2_FcfgB2Ssize3_FcfgB3Ssize0_FcfgB3Ssize1_FcfgB3Ssize2_FcfgB3Ssize3_FcfgB4Ssize0_FcfgB4Ssize1_FcfgB4Ssize2_FcfgB4Ssize3_FcfgB5Ssize0_FcfgB5Ssize1_FcfgB5Ssize2_FcfgB5Ssize3_FcfgB6Ssize0_FcfgB6Ssize1_FcfgB6Ssize2_FcfgB6Ssize3_FcfgB7Ssize0_FcfgB7Ssize1_FcfgB7Ssize2_FcfgB7Ssize3_Fapi_FmcRegistersType_FMC_REV_ID_FMC_REV_ID_BITS_FPAR_OVR_FPAR_OVR_BITS_FPMT_CTRL_FPMT_CTRL_BITS_FPRIM_ADD_TAG_FPRIM_ADD_TAG_BITS_FPSTROBES_FPSTROBES_BITS_FRAW_DATAH_FRAW_DATAL_FRAW_ECC_FRAW_ECC_BITS_FRDCNTRL_BITS_FREDU_ADD_TAG_FREDU_ADD_TAG_BITS_FSEQPMP_BITS_FSM_ACC_EP_FSM_ACC_EP_BITS_FSM_ACC_PP_FSM_ADDR_FSM_CMP_VSU_FSM_CMP_VSU_BITS_FSM_COMMAND_FSM_COMMAND_BITS_FSM_EC_STEP_HEIGHT_FSM_EC_STEP_HEIGHT_BITS_FSM_ERA_BITS_FSM_ERA_OH_FSM_ERA_OH_BITS_FSM_ERA_PUL_FSM_ERA_PUL_BITS_FSM_ERA_PW_FSM_ERR_ADDR_FSM_EXECUTE_FSM_EXECUTE_BITS_FSM_EX_VAL_FSM_EX_VAL_BITS_FSM_GLBCTRL_FSM_GLBCTRL_BITS_FSM_MODE_FSM_MODE_BITS_FSM_PE_OSU_FSM_PE_OSU_BITS_FSM_PE_VH_FSM_PE_VH_BITS_FSM_PE_VSU_FSM_PE_VSU_BITS_FSM_PGM_BITS_FSM_PGM_MAXPUL_FSM_PRG_PUL_FSM_PRG_PUL_BITS_FSM_PRG_PW_FSM_PRG_PW_BITS_FSM_PUL_CNTR_FSM_PUL_CNTR_BITS_FSM_P_OH_FSM_P_OH_BITS_FSM_RD_H_FSM_RD_H_BITS_FSM_SAV_ERA_PUL_FSM_SAV_ERA_PUL_BITS_FSM_SAV_PPUL_FSM_SAV_PUL_BITS_FSM_SECTOR_FSM_SECTOR_BITS_FSM_SECTOR1_FSM_SECTOR2_FSM_STATE_FSM_STATE_BITS_FSM_STATUS_FSM_STATUS_BITS_FSM_STEP_SIZE_FSM_STEP_SIZE_BITS_FSM_ST_MACHINE_FSM_ST_MACHINE_BITS_FSM_TIMER_FSM_VSTAT_FSM_VSTAT_BITS_FSM_WR_ENA_FSM_WR_ENA_BITS_FSWSTAT_BITS_FTCR_BITS_FTCTRL_BITS_FUNC_ERR_ADD_FVHVCT1_BITS_FVHVCT2_BITS_FVHVCT3_BITS_FVNVCT_BITS_FVREADCT_FVREADCT_BITS_FVSLP_BITS_FVWLCT_BITS_FWPWRITE0_FWPWRITE1_FWPWRITE2_FWPWRITE3_FWPWRITE4_FWPWRITE5_FWPWRITE6_FWPWRITE7_FWPWRITE_ECC_FWPWRITE_ECC_BITS_FWPWRITE_ECC_BYTES_PBIST_CTRL_PBIST_CTRL_BITSRingBuff.c_ResetRing_nBuffSize_ExtractRing_ReadRing_GetSizeRing_IsRingEmptyeasy2837xD_Flash.c_My_InitFlash_Flash_CsmUnlock_LinkPointer_ZeroFound_ezSetActiveFlashBank_u16BankNumber_ezDSP_Flash_Init_ezDSP_Flash_Check_u32Index_bDoneAtStart_u32FlashAddress_u32FlashLength_pu16Buffer_Fapi_FLEP_Fapi_FLEE_Fapi_FLES_Fapi_FLHV_Fapi_TechTBD_Fapi_FlashBankTechType$$fake158$$fake159_Fapi_FlashBank0_Fapi_FlashBank1_Fapi_FlashBank2_Fapi_FlashBank3_Fapi_FlashBank4_Fapi_FlashBank5_Fapi_FlashBank6_Fapi_FlashBank7_Fapi_FlashBankType$$fake160_Fapi_ProgramData_Fapi_EraseSector_Fapi_EraseBank_Fapi_ValidateSector_Fapi_ClearStatus_Fapi_ProgramResume_Fapi_EraseResume_Fapi_ClearMore_Fapi_FlashStateCommandsType$$fake161_Fapi_AutoEccGeneration_Fapi_DataOnly_Fapi_EccOnly_Fapi_DataAndEcc_Fapi_FlashProgrammingCommandsType_u16NumberOfBanks_u16Reserved_u16DeviceMemorySize_u16DevicePackage_u32AsicId_u32LotNumber_u16WaferNumber_u16FlowCheck_u16WaferYCoordinate_u16WaferXCoordinate_Fapi_DeviceInfoType_oFlashBankTech_u32NumberOfSectors_u32BankStartAddress_au8SectorSizes_Fapi_FlashBankSectorsType_au32StatusWord_Fapi_FlashStatusWordType_Fapi_FlashStatusTypeeasy2837xD_sci_v10.1.c_easyDSP_SCIBootCPU2_AutoBaud_easyDSP_SCI_Init_easy_RXINT_ISR_easy_TXINT_ISR.text:_Fapi_getDeviceInfo.text:_Fapi_getBankSectors.text:_Fapi_issueAsyncCommandWithAddress.text:_Fapi_doVerify.text:_Fapi_flushPipeline.text:__Fapi_loopRegionForValue.text:__Fapi_checkRegionForValue.text:_Fapi_doBlankCheck.text:__Fapi_divideUnsignedLong.text:_Fapi_calculateFletcherChecksum.text:__Fapi_calculateOtpChecksum.text:__Fapi_scaleCycleValues.text:_Fapi_waitDelay.text:_Fapi_initializeAPI__Fapi_setupFlashStateMachine.text:_Fapi_getFsmStatus.text:__Fapi_issueFsmCommand.text:__Fapi_setupSectorsForWrite.text:__Fapi_setupFlashStateMachine.text:_Fapi_setActiveFlashBank.text:_Fapi_issueProgrammingCommand.text:_Fapi_isAddressEcc.text:_Fapi_checkFsmForReadyCONST_COPYLOOP_PINITSTART_PINITDONE_INITll_aox.asmll_cmp.asmmemcpy.asmmemset.asm_lock.asmargs_main.asm___cinit_____pinit_____binit____STACK_SIZE__STACK_END___c_args_____text_____etext_____TI_pprof_out_hndl___TI_prof_data_start___TI_prof_data_size_dLoopCountcode_start_EmuBMode_Cla1SoftIntRegs_NmiIntruptRegs_CpuTimer1Regs_CpuTimer0Regs_DacaRegs_DaccRegs_DacbRegs_DcsmCommonRegs_CpuTimer2Regs_XintRegs_SciaRegs_SpibRegs_ScidRegs_ScicRegs_ScibRegs_SpiaRegs_SpicRegs_AdccResultRegs_AdcdResultRegs_AdcaResultRegs_AdcbResultRegs_PieCtrlRegs_DmaClaSrcSelRegs_ECap3Regs_ECap4Regs_ECap1Regs_Cmpss8Regs_Emif1ConfigRegs_ECap5Regs_ECap6Regs_Cmpss4Regs_Cmpss5Regs_Cmpss2Regs_Cmpss1Regs_Cmpss3Regs_Cmpss7Regs_ECap2Regs_DcsmZ1Otp_DcsmZ2Otp_Cmpss6Regs_I2caRegs_I2cbRegs_EQep3Regs_EQep2Regs_EQep1Regs_McbspbRegs_McbspaRegs_DcsmZ1Regs_DcsmZ2Regs_Flash0EccRegs_GpioDataRegs_ClkCfgRegs_Cla1Regs_MemoryErrorRegs_AccessProtectionRegs_Emif2Regs_Emif1Regs_AdcaRegs_Sdfm2Regs_AdcdRegs_Sdfm1Regs_AdcbRegs_MemCfgRegs_AdccRegs_CpuSysRegs_EPwm3Regs_EPwm2Regs_EPwm1Regs_EPwm4Regs_EPwm9Regs_EPwm8Regs_EPwm11Regs_EPwm10Regs_EPwm6Regs_EPwm5Regs_EPwm7Regs_EPwm12Regs_Flash0CtrlRegs_PieVectTable_PieVectTableInit_F28x_usDelay_ezDSP_nEndPos_ezDSP_nMaxBuffSize_ezDSP_nStartPos_ezDSP_ringBuffer_ezFlash_uGoUnlock_ezFlash_uGoBlank_ezFlash_uGoReleaseFlashPump_ezFlash_uEraseTryCount_ezFlash_uGoProgram_ezFlash_u16NumberOfBanks_ezFlash_uCheck1_ezFlash_uCheck2_oReturnCheck_ezFlash_uGoSeizeFlashPump_ezFlash_uGoErase_ezFlash_uGoVerify_ezFlash_uVerifyTryCount_ezFlash_uProgramTryCount_ezFlash_u32DataRead_ezFlash_u32FirstFailureAddress_ezFlash_u32ReadMode_ezFlash_u32DataCompare_Zone1SelBlockPtr_ezFlash_u32FlashAddress_Zone2SelBlockPtr_ezFlash_u32ErrorCode_oFlashStatus_ezFlash_u32FlashLength_oFlashStatusWord_ezFlash_au32Z2CSMKeys_ezFlash_au32Z1CSMKeys_oFlashBank2SectorsType_oFlashBank0SectorsType_oFlashBank1SectorsType_ezFlash_au16Buffer_ezDSP_uFECount_ezDSP_uOECount_ezDSP_uBRKDTCount_ezDSP_uRead8BPossible_ezDSP_uCPU_ezDSP_uRead16BPossible_ezDSP_uData_ezDSP_uChksum_ezDSP_uState_ezDSP_uWrongISRCount_ezDSP_ucRx_ezDSP_uBlockIndex_ezDSP_uChkSumCalculated_ezDSP_uBlockTransfer_ezDSP_uBlockSize_ezDSP_Version_SCI_ezDSP_uPECount_ezDSP_uAddrRdCnt_ezDSP_uCommand_ezDSP_uDataRdCnt_ezDSP_ulAddr_ezDSP_ulData_ezDSP_pScixRegs_ezDSP_fFloat_ezDSP_ullData_Fapi_getDeviceInfo_Fapi_getBankSectors_Fapi_issueAsyncCommandWithAddress_Fapi_doVerify__Fapi_checkRegionForValue_Fapi_flushPipeline__Fapi_loopRegionForValue_Fapi_doBlankCheck_Fapi_calculateFletcherChecksum__Fapi_calculateOtpChecksum_Fapi_waitDelay__Fapi_divideUnsignedLong__Fapi_scaleCycleValues_Fapi_initializeAPI_Fapi_GlobalInit__Fapi_issueFsmCommand_Fapi_setActiveFlashBank__Fapi_setupSectorsForWrite_Fapi_getFsmStatus_Fapi_issueProgrammingCommand_Fapi_checkFsmForReady_Fapi_isAddressEcc___TI_cleanup_ptr___TI_dtors_ptr__register_lock__register_unlock__args_main__TI_args_main$build.attributes.debug_abbrev