eh U;(uD0"   + : K [.ttt|tt|uu|uu|  @ @ ` ` dd>22066E::Z>>o00>44>88><<>11@55@99@==@2*\\9\\H\\W\\f]]u ] ]@]@]`]`]     \\\\ \ \pp!"0@@"?yyT`PPn P P|@P@P`P`PPPPP pp(@@AABBCCDDEE*FF8GGFHHTIIcJJrKKQQ"@Q@Q"QQ"($$0ss" @s@s"$":6vE``$T@`@`$c`p`pv Rrrrr r r0r0r^^H^^Haaaa a app+pppp .cinit  R@.pinit((f-@)n- .stack.esysmemr-.cior-.switchr-.reset??A3`n r- ? N@@MaDMARAM1jCDMARAM2jCDMARAM3jCDMARAM4jC.CpuInfou.AdcLib$$@"@".Fault  0.Scale%%.Status6"6".IntTemp0"0"&&[.RmsAvg~$$.CanLib@@jCjC.Modbus$ jCjCjCjCiHR)W .text((7 .ebss`.econst DC@Dx +C7;ww, A/TI(Linker  @"A"B"cC"D"E"F"G"H"I"J"K"L"M"N"O"P"Q"R"S"cT"cU"cV"W"X"Y"Z"["\"]"^"_"`"a"b"c"d"e"f"g"h"i"j"k"l" >Mn"p"r"t"v"x"z"|"~""""""""""""""""C"""""""""""""""""""""""""""""""""""""""""""""""""##### # ########## #"#$#&#(#*#,#.#0#2#4#6#8#:#<#>#@#EB#@ED#PEF#EH#CJ#CL#CZ#C\#C^#C`#JCb#ՎCf#Ah# Bj#Al#)Bn# Br#pBv#x#z# l:|#D;~##D;#o:#-:#o:#-:#@8#o:#?#9#########=### A###pB#####&&&&&&&&&&&&&&&&&&&&&&& & & & & & &&&&&&&&&&&&&&&&&&&&&&&&&&&& &!&"&"&#&$&%&%&&&'&'&(&)&*&+&+&,&-&&&&&&&&&&&&& &&&›ěƛțʛ̛ΛЛқԛ֛؛ڛܛޛ   "$&(*,.02468:<Ҙ8ӘԘ՘֘טؘ٘ژۘܘݘޘߘ  "$&     > !"#$%&'()*,D.D0DX$$$YZ2@$@AdBCFGDLNPRTV2386"7"8"@A\=^=[-1H=v½0iB)V#v( w)vc' rGJr)*)Tg)*r3 NrvcRARRia(RaRaR adRV0V)V0"V0VV0i0r'?S`- orr,+,++UgrS`- orr+++Tg,rS`- o rr++TV00Ĉr~S`- orr+,+Tg+,rR`- orr+,+Tg+,rR`- o rr+,+TgcARV!+VfRIRRRO" "R|aRmaRkaRiaRgaReaRcaRVa R R R?~R00 WV2i@V4DB6=RarR`- o<rr+,+T204rR`- o rr+,+T23˧452o23˧45242o'+(RV24" "RVaRLaRJaRCaRRR~R .0arR`- o<rr+,+T0.rR`- o rr+,+T|x././.7.x)Vo" "RPaRJaRCaR=aRg~RX 0arR`- o<rr+,+T>:0ǖrR`- o rr+,+T%! *V %!V! !RR Ra!RRa!Ra!RRR9R[a(RaRRadRV"+i0r'?S`- orr,+,++UgrS`- orr+++Tg,rS`- o rr++T0Ĭ(82[Vr4R`- orr+,+Tg+,(0[VrR`- orr+,+Tg+,(([VrR`- orr+,+Tg+,( [VrR`- orr+,+Tg+,([VrR`- orr+,+Tg+,VrR`- orr+,+Tg+,VrR`- orr+,+Tg+,rR`- orr+,+Tg+,rR`- o rr+,+T0Ĭ(."VrS`- orr+,+Tg+,rS`- orr+,+Tg+,)GrS`- orr+,+Tg+,rR`- or~r+,+Tg+,rR`- o rr+,+TDgAo0Ĉr~S`- orr+,+Tg+,rR`- orr+,+Tg+,rR`- o rr+,+Tg+,+ o07001o0roEl Dl Cl Bl rrr Prr@Bi rrHv6;žľ0;vvRdVSYaS6`@Hv9;sĖĖo@Hv9s;Ā `Āav@v@ ǖח@vv@V@VĒ-/ؒRdOcSQaSc+(oĒvE;v@8VV蒠ܠV'ēŒݨ8ēŒ8@$lVr;:(rĀ:Ē8@VVĊ~ov@V @vv@Vv@֓Ē8dc;A@VV̓Ŋ8Ė@vv@Vv@V @ГĒ8-'VЖLeRc+(o;v@VV/ݠŖĖŖĖܫ@l;@VVVră:ŒĖr:ŒĖVY@vv@@ГĒ8-'VЖLeRc+(o;v@VV/ݠŖĖŖĖܫ@l;@VVVră:ŒĖr:ŒĖVY@vv@v@R"`RfRhvERaR aRaR`@vo@v| o@vo@voV @v+v+O^m+1`+^`v@ T'g+S+`A@~`Rh@vR av@@HvB=v@Vv@+3o 1ov@`v'@v@ĖVVoR`Ri++ oXv@'v@ + +o+@++ v@R*` rR"cTfFl TgG+++moXv@)v@+ v<)v%Glv!V!#ŽHZũOmC!X'(;VQ'wwO w@wwwRaއĖaoԩ˫ʤQFZ 3 Ʃ Om,ЧOVLlwwO w@wwwR aŁ`QOm%N mĬ(+"VoĿV  v½0iB)VvR+aR)f( A0DB©@vv6Em@o@,( v01Vo B Hv,(X žľ0;vv"v Д P$Д$Pv"vДP Д Щ$Д$ЩvD"vЕP Е P$Е$P)Vţ˫Ę̙Ř͙ Pvwiv½0iB)Vve@ Hv/@vh@vv$" žľ0;vvvp(v@vG@vFHvQ<VHv-V@v~Hv ,r1?[>B???=7?Mߔ8;?Mk9~?վ:|?Eʾ'p:7S{?Z|Q:#y?H1;w?Y N;u? ף;s?c;|q?;F?o?ƍ( *>L>>>??T-@&s@.AdZBiCCCDTO:E8EF$iGHHb͒IfGJ_KIKyzL6*MDXM7NnUOz5P[PQI6RR]SrdT8U[UV7CWXOXuY&ZYZҙ[jQ\]+]R9^Z2_g_>`_a&bbc?de|je.of"gvghLi jjdkJ.l+l,m.[noTodp:qqjrjsltt@uT"HvVwٸw<{xλ*y yzkTV{|:|m} 6~~ D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/CRC/CRC16.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated: CrcHik_CrcHi: CrcLok_CrcLo=voidboolsigned charunsigned charUint8D>Uazf Uwchar_tshortunsigned shortintunsigned intUint16longunsigned longlong longunsigned long longfloatdoublelong double?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/CRC1699_CRC16D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/CRC/CRC16.cpp3D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/CRC/CRC16.cpp@~\pucFrame_pucFramePusLen_usLen:fIndex_Index:fIndex_Index:fIndex_Index:fIndex_Index:fIndex_Index:fIndex_Index:fIndex_Index:fIndex_Index:\pucFramez_pucFrame:RusLen_usLen:TucCrcHi_ucCrcHi:SucCrcLo_ucCrcLoA9 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalCtrl/HarRes.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated7tan_tan" sIinvHarResh Rc#_Rc Wcc#_Wcc Kr#_Kr Cr1#_Cr1 Cr2#_Cr2 Cr3# _Cr3 Wr# _Wr WeRate#_WeRate Kr1#_Kr1 Kr2#_Kr2 Idr#_Idr Idr1#_Idr1 Idr2#_Idr2 Iqr#_Iqr Iqr1#_Iqr1 Iqr2#_Iqr2 Vdr1# _Vdr1 Vdr2#"_Vdr2 Vqr1#$_Vqr1 Vqr2#&_Vqr2 VdssRef#(_VdssRef VqssRef#*_VqssRef VdssLead#,_VdssLead VqssLead#._VqssLead delay#0_delay order#2_order Tsamp#4_Tsamp ThetaRes#6_ThetaRes LeadCompd#8) _LeadCompd LeadCompq#P) _LeadCompq6 Init_Init__11sIinvHarResFfN416' UpdateGain_UpdateGain__11sIinvHarResFf6U Run_Run__11sIinvHarResFfT1$Reset_Reset__11sIinvHarResFv$LeadCompUpdateGain_LeadCompUpdateGain__11sIinvHarResFv5 operator = ___as__11sIinvHarResFRC11sIinvHarRes# "  # ">  >"   sLeadCompensator WTcomp#_WTcomp SinComp#_SinComp CosComp#_CosComp ZT#_ZT PT#_PT Kc# _Kc k1# _k1 k2#_k2 k3#_k3 inPrev#_inPrev outPrev#_outPrev out#_out5` Run_Run__16sLeadCompensatorFf5 operator = ___as__16sLeadCompensatorFRC16sLeadCompensator )    ) >  >)  ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalCtrl/PiCtrl.cppFD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedsPiCtrl Kp#_Kp Ki#_Ki Ka#_Ka Wc#_Wc ff#_ff PiMax# _PiMax PiMin# _PiMin Err#_Err Integ#_Integ fb#_fb out#_out Tprd#_Tprd ref#_ref Val#_Val$Reset_Reset__7sPiCtrlFv6+Init_Init__7sPiCtrlFfN61#Run_Run__7sPiCtrlFv5~operator =___as__7sPiCtrlFRC7sPiCtrl  >> ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS! D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalFilter/Lpf.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporatedv sLpf1st pInData#_pInData pFcut#_pFcut in#_in old#_old out#_out a1# _a1 b0# _b0 Fcut#_Fcut Wc#_Wc Tfsamp#_Tfsamp6Init_Init__7sLpf1stFPffT1$CoeffUpdate_CoeffUpdate__7sLpf1stFv#Run_Run__7sLpf1stFv5operator =___as__7sLpf1stFRC7sLpf1stC )C >)/>9 >sLpf2nd. pInData#_pInData pFcut#_pFcut pQf#_pQf in#_in in1#_in1 in2# _in2 out# _out out1#_out1 out2#_out2 a0#_a0 a1#_a1 a2#_a2 b0#_b0 b1#_b1 b2#_b2 d0#_d0 d1# _d1 d2#"_d2 d3#$_d3 Fcut#&_Fcut Wc#(_Wc zeta#*_zeta Ts#,_Ts6(Init_Init__7sLpf2ndFPfT1fT1$CoeffUpdate_CoeffUpdate__7sLpf2ndFv#Run_Run__7sLpf2ndFv5operator =___as__7sLpf2ndFRC7sLpf2nd I I>>I ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUSg D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalFilter/Notch.cpp7D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated7tan_tansNotch2 pInData#_pInData pFcut#_pFcut in#_in in1#_in1 in2#_in2 out# _out out1# _out1 out2#_out2 a0#_a0 a1#_a1 a2#_a2 b0#_b0 b1#_b1 b2#_b2 d0#_d0 d1#_d1 d2# _d2 Fcut#"_Fcut Wc#$_Wc zeta1#&_zeta1 zeta2#(_zeta2 d#*_d c#,_c k#._k Ts#0_Ts6Init_Init__6sNotchFPffT1$CoeffUpdate_CoeffUpdate__6sNotchFv#Run_Run__6sNotchFv5operator =___as__6sNotchFRC6sNotch? %? >%+>5 :?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUSM D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Ntc/Ntc.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated7!expf_expf !!sNTCTABLE R25#_R25 Rset#_Rset Vset#_Vset Beta#_Beta Size#_Size TempStep# _TempStep Table# !_Table5!operator =!___as__9sNTCTABLEFRC9sNTCTABLE" ! "!" !>!" "?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/1%NtcTableReadTemp^88_NtcTableReadTempD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Ntc/Ntc.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Ntc/Ntc.cpp!|\NtcTemp_NtcTemp^AdcData!_AdcDatazNtcTable_NtcTable:\NtcTemp_NtcTemp:^AdcData!_AdcData:`NtcTable "_NtcTableA8/A&NtcTableGen89_NtcTableGenD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Ntc/Ntc.cpp'D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Ntc/Ntc.cpp5v\Ntc_Ntc:ZNtc "_Ntc:Vi_i:/Rntc_Rntc@_expf8A9 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/PLL/SoapPll3ph.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedT'o''k*sSoapPll* Tprd#_Tprd Kp#_Kp Ki#_Ki Wc#_Wc Zeta#_Zeta k# _k rho# _rho c1#_c1 c2#_c2 ErrVde#_ErrVde ErrVqe#_ErrVqe VdePos#_VdePos VqePos#_VqePos Vdehat#_Vdehat Vqehat#_Vqehat Thetd#_Thetd Integral# _Integral Wehat#"_Wehat Weff#$_Weff Thetahat#&_Thetahat FreqOut#(_FreqOut6)Init_Init__8sSoapPllFfN216)Reset_Reset__8sSoapPllFfT15)Run_Run__8sSoapPllFfN3161*Preparing_Preparing__8sSoapPllFfN315j*operator =k*___as__8sSoapPllFRC8sSoapPll* '*k** '>**>'* *?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS(  D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/PLL/SogiFll1ph.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated7c-log_log---.sOsgCoef k#_k x#_x y#_y b0#_b0 b2#_b2 a1# _a1 a2# _a2 qb0#_qb0 qb1#_qb1 qb2#_qb25.operator =.___as__8sOsgCoefFRC8sOsgCoef. -...>-. .2/sOsgLpfCoef b1#_b1 b0#_b0 a1#_a151/operator =2/___as__11sOsgLpfCoefFRC11sOsgLpfCoefR/ .H/2/R/>.H/ M/3sSogiFll1ph pVac#_pVac pIac#_pIac Vs_U#-_Vs_U Vs_Osg_U# -_Vs_Osg_U Vs_Osg_Qu#-_Vs_Osg_Qu Vs_u_Q#-_Vs_u_Q Vs_u_D#-_Vs_u_D Is_U#-_Is_U Is_Osg_U#$-_Is_Osg_U Is_Osg_Qu#*-_Is_Osg_Qu Is_u_Q#0-_Is_u_Q Is_u_D#4-_Is_u_D Vs_ylf#8-_Vs_ylf Is_ylf#<-_Is_ylf FreqOut#@_FreqOut FreqRate#B_FreqRate Theta#D_Theta CosTheta#F_CosTheta SinTheta#H_SinTheta Tsamp#J_Tsamp x3#L-_x3 ef2#P_ef2 WeHat#R_WeHat WeRate#T_WeRate SettlingTime#V_SettlingTime DampingRatio#X_DampingRatio ErrBand#Z_ErrBand Wn#\_Wn Ti#^_Ti Kp#`_Kp Ki#b_Ki VacPeakMax#d_VacPeakMax Osg#f-_Osg Lpf#z._Lpf62Init_Init__11sSogiFll1phFfN21PfT4$Run_Run__11sSogiFll1phFv6$3CoefUpdate_CoefUpdate__11sSogiFll1phFf$LpfCoefUpdate_LpfCoefUpdate__11sSogiFll1phFv53operator =3___as__11sSogiFll1phFRC11sSogiFll1ph3 X/333 X/>33>X/3 3?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/PLL/SogiPll3ph.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated:sSogiPllh Eds#-_Eds EdsIn#-_EdsIn EdsLag# -_EdsLag Eqs#-_Eqs EqsIn#-_EqsIn EqsLag#-_EqsLag EdsPos#$_EdsPos EdePos#&_EdePos EqsPos#(_EqsPos EqePos#*_EqePos EdsNeg#,_EdsNeg EdeNeg#._EdeNeg EqsNeg#0_EqsNeg EqeNeg#2_EqeNeg k#4_k Kp#6_Kp Ki#8_Ki Wc#:_Wc Zeta#<_Zeta Integ#>_Integ Err#@_Err Fb#B_Fb Q_a0#D_Q_a0 Q_a1#F_Q_a1 Q_a2#H_Q_a2 Q_b0#J_Q_b0 Q_b1#L_Q_b1 Q_b2#N_Q_b2 D_a0#P_D_a0 D_a1#R_D_a1 D_a2#T_D_a2 D_b0#V_D_b0 D_b1#X_D_b1 D_b2#Z_D_b2 d0#\_d0 d1#^_d1 d2#`_d2 Wehat#b_Wehat Thetahat#d_Thetahat FreqOut#f_FreqOut69Reset_Reset__8sSogiPllFfT16:Init_Init__8sSogiPllFfN215S:Run_Run__8sSogiPllFfN315:operator =:___as__8sSogiPllFRC8sSogiPll: u6::: u6>::>u6: :?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS  D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cppID:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9Tsamp_Tsamp9T250us_T250us9T500us_T500us9T1ms_T1ms9T2ms_T2ms9 T10ms_T10ms9 T100ms_T100ms9T500ms_T500ms9T1s_T1s9INV_Tsamp_INV_Tsamp9INV_T250us_INV_T250us9INV_T500us_INV_T500us9INV_T1ms_INV_T1ms9INV_T2ms_INV_T2ms9INV_T10ms_INV_T10ms9INV_T100ms_INV_T100ms9 INV_T500ms_INV_T500ms9"INV_T1s_INV_T1s9$INV_RMS_T100ms_INV_RMS_T100ms9&INV_RMS_T500ms_INV_RMS_T500ms9@OS_Time?_OS_Time?AAsTiME_SHARING\ BaseTime#_BaseTime Tsamp#B_Tsamp T250us# B_T250us T500us#B_T500us T1ms# B_T1ms T2ms#*B_T2ms T10ms#4B_T10ms T100ms#>B_T100ms T500ms#HB_T500ms T1s#RB_T1s6AInit_Init__13sTiME_SHARINGFf$Sharing_Sharing__13sTiME_SHARINGFv6AsTiME_SHARING___ct__13sTiME_SHARINGFRC13sTiME_SHARINGA5Aoperator =A___as__13sTiME_SHARINGFRC13sTiME_SHARINGA ?AAA ?>AA>?A ABsTiME_SHARING_SUB Prd#_Prd Inverse#_Inverse SetTick#_SetTick Tick#_Tick Flag#_Flag5Boperator =B___as__17sTiME_SHARING_SUBFRC17sTiME_SHARING_SUBC BBBC>BBB B?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/EInitTimeSharing0-1_InitTimeSharingD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cpp(D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cppAt+BaseFreq_BaseFreq@_Init__13sTiME_SHARINGFf0A,13&GInitz/0@_Init__13sTiME_SHARINGFfD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cppED:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cpppz\this_this+BaseFreq_BaseFreq:\thisA_this:+BaseFreq_BaseFreqA03=HSharing/z/A_Sharing__13sTiME_SHARINGFvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cpprD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cpp|\this_this:\thisA_thisAy/  D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpprD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedKIKsRampGen pInData#_pInData pInDelt#_pInDelt Delt#_Delt in#_in out#_out DelMag# _DelMag TprdCnt# _TprdCnt6)JInit_Init__8sRampGenFPfT1f#Run_Run__8sRampGenFv#RunStepDown_RunStepDown__8sRampGenFv#RunStepUp_RunStepUp__8sRampGenFv$Reset_Reset__8sRampGenFv$UpdateSlope_UpdateSlope__8sRampGenFv5Koperator =K___as__8sRampGenFRC8sRampGenLK KI2KKLK KI>2K8K>KIBK GK?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS3oNInit?8^8I_Init__8sRampGenFPfT1fD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp|\this_this^InData_InDatazInDelt_InDelt+Tprd_Tprd:\this=K_this:^InData_InData:`InDelt_InDelt:+Tprd_TprdA]83\ORun77)J_Run__8sRampGenFvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp"z\this_this:\this=K_thisA73YPRunStepDown878FJ_RunStepDown__8sRampGenFvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp$D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp-z\this_this:\this=K_thisA683RQRunStepUp78sJ_RunStepUp__8sRampGenFvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp0D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp9z\this_this:\this=K_thisA83CRReset78?8J_Reset__8sRampGenFvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp;D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp?~\this_this:\this=K_thisA>83@SUpdateSlope77J_UpdateSlope__8sRampGenFvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cppAD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cppE~\this_this:\this=K_thisA7 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Util.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9Compiletime$U_Compiletime>']T bTUint32TsCompileTime Date#mT_Date Time#mT_Time5Toperator =T___as__12sCompileTimeFRC12sCompileTimeU zTUTU>zTU U>zT<U?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/AdcLib.cppm D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8XADC_setMode_ADC_setModeb~](_8*XSysCtl_delay_SysCtl_delayb9XStateAdcEOC_StateAdcEOC9$CntWaitAdcEoc_CntWaitAdcEoc9$SetWaitAdcEoc_SetWaitAdcEoc9$Flag_ErrEoc_Flag_ErrEoc9YAdcTriggerModemb_AdcTriggerMode9Zacqps_acqps74Ymemsetb_memsetbb9@$Adcb_Adc [ADC_ChannelADC_CH_ADCIN0ADC_CH_ADCIN1ADC_CH_ADCIN2ADC_CH_ADCIN3ADC_CH_ADCIN4ADC_CH_ADCIN5ADC_CH_ADCIN6ADC_CH_ADCIN7ADC_CH_ADCIN8ADC_CH_ADCIN9 ADC_CH_ADCIN10 ADC_CH_ADCIN11 ADC_CH_ADCIN12 ADC_CH_ADCIN13 ADC_CH_ADCIN14ADC_CH_ADCIN15ADC_CH_ADCIN0_ADCIN1ADC_CH_ADCIN2_ADCIN3ADC_CH_ADCIN4_ADCIN5ADC_CH_ADCIN6_ADCIN7ADC_CH_ADCIN8_ADCIN9ADC_CH_ADCIN10_ADCIN11 ADC_CH_ADCIN12_ADCIN13 ADC_CH_ADCIN14_ADCIN15ADC_ChannelIYW\ADC_ClkPrescaleADC_CLK_DIV_1_0ADC_CLK_DIV_2_0ADC_CLK_DIV_2_5ADC_CLK_DIV_3_0ADC_CLK_DIV_3_5ADC_CLK_DIV_4_0ADC_CLK_DIV_4_5ADC_CLK_DIV_5_0ADC_CLK_DIV_5_5 ADC_CLK_DIV_6_0 ADC_CLK_DIV_6_5 ADC_CLK_DIV_7_0 ADC_CLK_DIV_7_5 ADC_CLK_DIV_8_0ADC_CLK_DIV_8_5ADC_ClkPrescale2[\ADC_IntNumberADC_INT_NUMBER1ADC_INT_NUMBER2ADC_INT_NUMBER3ADC_INT_NUMBER4ADC_IntNumberm\&]ADC_PulseModeADC_PULSE_END_OF_ACQ_WINADC_PULSE_END_OF_CONVADC_PulseMode\~]ADC_ResolutionADC_RESOLUTION_12BITADC_RESOLUTION_16BIT@ADC_Resolution:]^ADC_SOCNumberADC_SOC_NUMBER0ADC_SOC_NUMBER1ADC_SOC_NUMBER2ADC_SOC_NUMBER3ADC_SOC_NUMBER4ADC_SOC_NUMBER5ADC_SOC_NUMBER6ADC_SOC_NUMBER7ADC_SOC_NUMBER8ADC_SOC_NUMBER9 ADC_SOC_NUMBER10 ADC_SOC_NUMBER11 ADC_SOC_NUMBER12 ADC_SOC_NUMBER13 ADC_SOC_NUMBER14ADC_SOC_NUMBER15ADC_SOCNumber](_ADC_SignalModeADC_MODE_SINGLE_ENDEDADC_MODE_DIFFERENTIALADC_SignalMode^mbADC_TriggerADC_TRIGGER_SW_ONLYADC_TRIGGER_CPU1_TINT0ADC_TRIGGER_CPU1_TINT1ADC_TRIGGER_CPU1_TINT2ADC_TRIGGER_GPIOADC_TRIGGER_EPWM1_SOCAADC_TRIGGER_EPWM1_SOCBADC_TRIGGER_EPWM2_SOCAADC_TRIGGER_EPWM2_SOCBADC_TRIGGER_EPWM3_SOCA ADC_TRIGGER_EPWM3_SOCB ADC_TRIGGER_EPWM4_SOCA ADC_TRIGGER_EPWM4_SOCB ADC_TRIGGER_EPWM5_SOCA ADC_TRIGGER_EPWM5_SOCBADC_TRIGGER_EPWM6_SOCAADC_TRIGGER_EPWM6_SOCBADC_TRIGGER_EPWM7_SOCAADC_TRIGGER_EPWM7_SOCBADC_TRIGGER_EPWM8_SOCAADC_TRIGGER_EPWM8_SOCBADC_TRIGGER_EPWM9_SOCAADC_TRIGGER_EPWM9_SOCBADC_TRIGGER_EPWM10_SOCAADC_TRIGGER_EPWM10_SOCBADC_TRIGGER_EPWM11_SOCAADC_TRIGGER_EPWM11_SOCBADC_TRIGGER_EPWM12_SOCAADC_TRIGGER_EPWM12_SOCBADC_TRIGGER_CPU2_TINT0ADC_TRIGGER_CPU2_TINT1ADC_TRIGGER_CPU2_TINT2ADC_Trigger=_ 'b b__uint16_tuint16_tb__uint32_tuint32_tbsize_tb@%dsAdcD RawData#b_RawData Data# b_Data Offset#@b_Offset OffsetDefault#b_OffsetDefault OffsetSum#b_OffsetSum OffsetDelt#b_OffsetDelt InversBit#_InversBit Cmd_Reset#_Cmd_Reset5$doperator =%d___as__4sAdcFRC4sAdcEd b;d%dEd>b;d @d?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS* D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanCHAdeMO.cpp2 D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated;CanCHAdeMOTxSeqTable=k_CanCHAdeMOTxSeqTable8ogCAN_clearInterruptStatus_CAN_clearInterruptStatusbb8gCanTxMsg_CanTxMsgbby;Statusz_Status9CanCHAdeMORxStatus_CanCHAdeMORxStatus9CanCHAdeMORxIsrCnt_CanCHAdeMORxIsrCnt9CanCHAdeMORxIsrErrCnt_CanCHAdeMORxIsrErrCnt9CANCHADEMO_RxID_OFFSET_CANCHADEMO_RxID_OFFSET9CANCHADEMO_TxID_OFFSET_CANCHADEMO_TxID_OFFSET9CanCHAdeMOTxSeqTableSize_CanCHAdeMOTxSeqTableSize9CanCHAdeMOTxSeqTableCnt_CanCHAdeMOTxSeqTableCnt7niCanRxMsg-_CanRxMsgbby;IbatRef_IbatRef;VbatAvg_VbatAvg;IbatAvg_IbatAvg;VdcAvg_VdcAvg;PinvActiveAvg_PinvActiveAvg;PbatAvg_PbatAvg;IqeAvg_IqeAvg;VqeAvg_VqeAvg;Fault~_Fault;CanaTxMboxRx_CanaTxMbox;Tempi_Temp9CanCHAdeMO_CanCHAdeMO9CanCHAdeMORxk_CanCHAdeMORx;CanaRxMboxy_CanaRxMbox kCAN_MsgFrameTypeCAN_MSG_FRAME_STDCAN_MSG_FRAME_EXTCAN_MsgFrameTypej kIkWk  ekb__uint64_tuint64_tekk,vk  lsCanCHAdeMOX Mas#_Mas Slv#,_Slv5 loperator = l___as__11sCanCHAdeMOFRC11sCanCHAdeMO+l k!l l+l>k!l &lmsCanCHAdeMODataSet, IDx00#:_IDx00 IDx01#_IDx01 IDx02#_IDx02 IDx03# A_IDx03 IDx04#_IDx04 IDx05#_IDx05 IDx06#H_IDx06 IDx07#_IDx07 IDx08# _IDx08 IDx09#$O_IDx09 IDx0A#(_IDx0A5moperator =m___as__18sCanCHAdeMODataSetFRC18sCanCHAdeMODataSetm 1lmmm>1lm mGnsCanCHAdeMOIDx00 IbatRef#_IbatRef Status#z_Status5Fnoperator =Gn___as__16sCanCHAdeMOIDx00FRC16sCanCHAdeMOIDx00gn m]nGngn>m]n bnosCanCHAdeMOIDx01HeartBeat#b_HeartBeatMode#b_Mode5ooperator =o___as__16sCanCHAdeMOIDx01FRC16sCanCHAdeMOIDx01&o mnoo&o>mno !oosCanCHAdeMOIDx02 FaultSW1#_FaultSW15ooperator =o___as__16sCanCHAdeMOIDx02FRC16sCanCHAdeMOIDx02o ,oooo>,oo olpsCanCHAdeMOIDx03 FaultSW2#D_FaultSW2 FaultSW3#ߌ_FaultSW35kpoperator =lp___as__16sCanCHAdeMOIDx03FRC16sCanCHAdeMOIDx03p oplpp>op pUqsCanCHAdeMOIDx04 Temp_AcSwHeatSink1#_Temp_AcSwHeatSink1 Temp_AcSwHeatSink2#_Temp_AcSwHeatSink25Tqoperator =Uq___as__16sCanCHAdeMOIDx04FRC16sCanCHAdeMOIDx04uq pkqUquq>pkq pq>rsCanCHAdeMOIDx05 Temp_DcSwHeatSink1#_Temp_DcSwHeatSink1 Temp_DcSwHeatSink2#_Temp_DcSwHeatSink25=roperator =>r___as__16sCanCHAdeMOIDx05FRC16sCanCHAdeMOIDx05^r {qTr>r^r>{qTr Yr ssCanCHAdeMOIDx06 Temp_Spare1#_Temp_Spare1 Temp_Spare2#_Temp_Spare25 soperator = s___as__16sCanCHAdeMOIDx06FRC16sCanCHAdeMOIDx06+s dr!s s+s>dr!s &sssCanCHAdeMOIDx07 Ibat#_Ibat Vbat#_Vbat5soperator =s___as__16sCanCHAdeMOIDx07FRC16sCanCHAdeMOIDx07s 1ssss>1ss sktsCanCHAdeMOIDx08 Pbat#_Pbat Vdc#_Vdc5jtoperator =kt___as__16sCanCHAdeMOIDx08FRC16sCanCHAdeMOIDx08t stktt>st tusCanCHAdeMOIDx09 Vqe#_Vqe Iqe#_Iqe5uoperator =u___as__16sCanCHAdeMOIDx09FRC16sCanCHAdeMOIDx098u t.uu8u>t.u 3uusCanCHAdeMOIDx0A Pinv#_Pinv5uoperator =u___as__16sCanCHAdeMOIDx0AFRC16sCanCHAdeMOIDx0Au >uuuu>>uu uIvsCanData16bit Word#Wk_Word5Hvoperator =Iv___as__13sCanData16bitFRC13sCanData16bitiv u_vIviv>u_v dvvsCanData32bit Low#b_Low High#b_High5voperator =v___as__13sCanData32bitFRC13sCanData32bitw ovwvw>ovw w,xsCanData8bitByte08#vk_Byte0Byte10#vk_Byte1Byte2(#vk_Byte2Byte3 #vk_Byte3Byte4#vk_Byte4Byte5#vk_Byte5Byte6#vk_Byte6Byte7#vk_Byte75+xoperator =,x___as__12sCanData8bitFRC12sCanData8bitLx wBx,xLx>wBx GxysCanMsg Data#̂_Data Id#b_Id frameType#7k_frameType Lenth#b_Lenth Cnt# b_Cnt5yoperator =y___as__7sCanMsgFRC7sCanMsg7y Rxyy7y Rx-y@Rx>Rx-y 2yU}sFAULT_SW_LIST1OvInstVacGrid#mT_OvInstVacGridUvInstVacGrid#mT_UvInstVacGridOfFreq#mT_OfFreqUfFreq#mT_UfFreqOcInstIacGrid#mT_OcInstIacGridOcInstIuGrid#mT_OcInstIuGridOcInstIwGrid#mT_OcInstIwGridOcInstIacInv#mT_OcInstIacInvOcInstIuInv#mT_OcInstIuInvOcInstIwInv#mT_OcInstIwInvOvInstVdc#mT_OvInstVdcOvInstVdab#mT_OvInstVdabOvInstVbat#mT_OvInstVbatUvInstVbat#mT_UvInstVbatOvInstVboost#mT_OvInstVboostUvInstVboost#mT_UvInstVboostOcInstIbat#mT_OcInstIbatOtDcSwBoost#mT_OtDcSwBoostOtDcSwLvDab #mT_OtDcSwLvDabOtAcSwHvDab #mT_OtAcSwHvDabOtAcSwInv #mT_OtAcSwInvDcPreCharge #mT_DcPreChargeAcPreCharge #mT_AcPreChargeAcRelay#mT_AcRelayDcRelay#mT_DcRelayOtNtc5#mT_OtNtc5OtNtc6#mT_OtNtc6Reseved0#mT_Reseved05T}operator =U}___as__15sFAULT_SW_LIST1FRC15sFAULT_SW_LIST1u} =yk}U}u}>=yk} p}~sFAULT_SW_LIST2Switch_EmergencyStop#mT_Switch_EmergencyStop5~operator =~___as__15sFAULT_SW_LIST2FRC15sFAULT_SW_LIST21~ {}'~~1~>{}'~ ,~~sFAULT_SW_LIST3Comm_RTU#mT_Comm_RTUComm_Can#mT_Comm_Can5~operator =~___as__15sFAULT_SW_LIST3FRC15sFAULT_SW_LIST3~ 7~~~~>7~~ ~rsFault Sw1#_Sw1 Sw2#D_Sw2 Sw3#ߌ_Sw35qoperator =r___as__6sFaultFRC6sFault ~r>~ CsSTATUS_LISTReady#_ReadyInvRun#_InvRunBeRun #_BeRunSystemFault #_SystemFaultParallelMode #_ParallelModeMaster #_MasterInvBuilup #_InvBuilupCmdSlvRun#_CmdSlvRunCmdSlvReset#_CmdSlvResetVbeParaMode#_VbeParaModeReserved#_Reserved5Boperator =C___as__12sSTATUS_LISTFRC12sSTATUS_LISTc YCc>Y ^sTEMP_LIST DcSwHeatSink1#_DcSwHeatSink1 DcSwHeatSink2#_DcSwHeatSink2 AcSwHeatSink1#_AcSwHeatSink1 AcSwHeatSink2#_AcSwHeatSink2 Spare1#_Spare1 Spare2# _Spare2 MCU# _MCU RTC#_RTC5operator =___as__10sTEMP_LISTFRC10sTEMP_LISTƂ iƂ>i luCANDATA_TYPE all#vk_all U16#u_U16 U32#ov_U32 U8#w_U85koperator =l___as__13uCANDATA_TYPEFRC13uCANDATA_TYPE ̂l>̂ uCanCHAdeMO, Data#1l_Data DataArr#k_DataArr5operator =___as__11uCanCHAdeMOFRC11uCanCHAdeMO4 *4>* /uCanCHAdeMOIDx00 all#vk_all bit#m_bit5operator =___as__16uCanCHAdeMOIDx00FRC16uCanCHAdeMOIDx00 :ׄ>:ׄ ܄nuCanCHAdeMOIDx01 all#vk_all bit#mn_bit5moperator =n___as__16uCanCHAdeMOIDx01FRC16uCanCHAdeMOIDx01 n> uCanCHAdeMOIDx02 all#vk_all bit#,o_bit5operator =___as__16uCanCHAdeMOIDx02FRC16uCanCHAdeMOIDx02; 1;>1 6ȆuCanCHAdeMOIDx03 all#vk_all bit#o_bit5džoperator =Ȇ___as__16uCanCHAdeMOIDx03FRC16uCanCHAdeMOIDx03 AކȆ>Aކ uuCanCHAdeMOIDx04 all#vk_all bit#p_bit5toperator =u___as__16uCanCHAdeMOIDx04FRC16uCanCHAdeMOIDx04 u> "uCanCHAdeMOIDx05 all#vk_all bit#{q_bit5!operator ="___as__16uCanCHAdeMOIDx05FRC16uCanCHAdeMOIDx05B 8"B>8 =ψuCanCHAdeMOIDx06 all#vk_all bit#dr_bit5Έoperator =ψ___as__16uCanCHAdeMOIDx06FRC16uCanCHAdeMOIDx06 Hψ>H |uCanCHAdeMOIDx07 all#vk_all bit#1s_bit5{operator =|___as__16uCanCHAdeMOIDx07FRC16uCanCHAdeMOIDx07 |> )uCanCHAdeMOIDx08 all#vk_all bit#s_bit5(operator =)___as__16uCanCHAdeMOIDx08FRC16uCanCHAdeMOIDx08I ?)I>? D֊uCanCHAdeMOIDx09 all#vk_all bit#t_bit5Պoperator =֊___as__16uCanCHAdeMOIDx09FRC16uCanCHAdeMOIDx09 O֊>O uCanCHAdeMOIDx0A all#vk_all bit#>u_bit5operator =___as__16uCanCHAdeMOIDx0AFRC16uCanCHAdeMOIDx0A > uFAULT_SW1 all#mT_all bit#=y_bit5operator =___as__10uFAULT_SW1FRC10uFAULT_SW1> 4>>4 9uFAULT_SW2 all#mT_all bit#{}_bit5operator =___as__10uFAULT_SW2FRC10uFAULT_SW2ٌ Dόٌ>Dό ԌTuFAULT_SW3 all#mT_all bit#7~_bit5Soperator =T___as__10uFAULT_SW3FRC10uFAULT_SW3t ߌjTt>ߌj ouSTATUS all#_all bit#_bit5operator =___as__7uSTATUSFRC7uSTATUS z>z ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS.ϐCanCHAdeMORxIsr+_CanCHAdeMORxIsrD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanCHAdeMO.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanCHAdeMO.cpp2d@_CanRxMsgY@_CAN_clearInterruptStatus|AL D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cpp D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8CAN_initModule_CAN_initModuleb84CAN_setBitRate_CAN_setBitRatebbbb9@TerminalResSet_TerminalResSet9AFlagCanReset_FlagCanReset9CanaTxMbox1Rx_CanaTxMbox19 CanaTxMbox2Rx_CanaTxMbox29CanbTxMboxRx_CanbTxMbox9CanaRxMboxy_CanaRxMbox;CanaRegsI_CanaRegs;CanbRegsI_CanbRegs?CAN_BTR_BITSBRP#_BRPSJW#_SJWTSEG1#_TSEG1TSEG2#_TSEG2rsvd1#_rsvd1BRPE,# _BRPErsvd2 # _rsvd25>operator =O___as__12CAN_BTR_BITSFRC12CAN_BTR_BITSI>J? D JeOIݔCAN_BTR_REG all# _all bit#J_bit5ܔoperator =___as__11CAN_BTR_REGFRC11CAN_BTR_REG>eݔ eBCAN_CTL_BITSInit#_InitIE0#_IE0SIE#_SIEEIE#_EIErsvd1#_rsvd1DAR#_DARCCE#_CCETest#_TestIDS#_IDSABO#_ABOPMD#_PMDrsvd2#_rsvd2SWR#_SWRINITDBG/# _INITDBGIE1.# _IE1rsvd3-# _rsvd3rsvd4,# _rsvd4rsvd5+# _rsvd5rsvd6(# _rsvd6rsvd7'# _rsvd7rsvd8&# _rsvd8rsvd9 # _rsvd95Aoperator =R___as__12CAN_CTL_BITSFRC12CAN_CTL_BITSL>B G hRLCAN_CTL_REG all# _all bit#_bit5ߗoperator =___as__11CAN_CTL_REGFRC11CAN_CTL_REG>h hCAN_ERRC_BITSTEC#_TECREC#_RECRP#_RPrsvd1 # _rsvd15operator =˜___as__13CAN_ERRC_BITSFRC13CAN_ERRC_BITS> ؘ˜SCAN_ERRC_REG all# _all bit#_bit5Roperator =c___as__12CAN_ERRC_REGFRC12CAN_ERRC_REG]>ؘS X ؘyc]ǚCAN_ES_BITSLEC#_LECTxOk#_TxOkRxOk#_RxOkEPass#_EPassEWarn#_EWarnBOff#_BOffPER#_PERrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4 # _rsvd45ƚoperator =ך___as__11CAN_ES_BITSFRC11CAN_ES_BITSњ>yǚ ̚ yךњbCAN_ES_REG all# _all bit#y_bit5aoperator =r___as__10CAN_ES_REGFRC10CAN_ES_REGl>b g rlsCAN_GLB_INT_CLR_BITSINT0_FLG_CLR#_INT0_FLG_CLRINT1_FLG_CLR#_INT1_FLG_CLRrsvd1#_rsvd1rsvd2 # _rsvd25roperator =___as__20CAN_GLB_INT_CLR_BITSFRC20CAN_GLB_INT_CLR_BITS}>s x })CAN_GLB_INT_CLR_REG all# _all bit#_bit5(operator =9___as__19CAN_GLB_INT_CLR_REGFRC19CAN_GLB_INT_CLR_REG3>) . O93/CAN_GLB_INT_EN_BITSGLBINT0_EN#_GLBINT0_ENGLBINT1_EN#_GLBINT1_ENrsvd1#_rsvd1rsvd2 # _rsvd25.operator =?___as__19CAN_GLB_INT_EN_BITSFRC19CAN_GLB_INT_EN_BITS9>O/ 4 OU?9CAN_GLB_INT_EN_REG all# _all bit#O_bit5operator =___as__18CAN_GLB_INT_EN_REGFRC18CAN_GLB_INT_EN_REG>U UCAN_GLB_INT_FLG_BITSINT0_FLG#_INT0_FLGINT1_FLG#_INT1_FLGrsvd1#_rsvd1rsvd2 # _rsvd25operator =___as__20CAN_GLB_INT_FLG_BITSFRC20CAN_GLB_INT_FLG_BITS>  CAN_GLB_INT_FLG_REG all# _all bit#_bit5operator =___as__19CAN_GLB_INT_FLG_REGFRC19CAN_GLB_INT_FLG_REG>  sCAN_IF1ARB_BITSID## _IDDir"# _DirXtd!# _XtdMsgVal # _MsgVal5roperator =___as__15CAN_IF1ARB_BITSFRC15CAN_IF1ARB_BITS}>s x }CAN_IF1ARB_REG all# _all bit#_bit5operator =*___as__14CAN_IF1ARB_REGFRC14CAN_IF1ARB_REG$>  @*$CAN_IF1CMD_BITSMSG_NUM#_MSG_NUMrsvd1#_rsvd1rsvd2#_rsvd2Busy#_BusyDATA_B/# _DATA_BDATA_A.# _DATA_ATXRQST-# _TXRQSTClrIntPnd,# _ClrIntPndControl+# _ControlArb*# _ArbMask)# _MaskDIR(# _DIRrsvd3 # _rsvd35operator =___as__15CAN_IF1CMD_BITSFRC15CAN_IF1CMD_BITS>@ @CAN_IF1CMD_REG all# _all bit#@_bit5operator =___as__14CAN_IF1CMD_REGFRC14CAN_IF1CMD_REG> zCAN_IF1DATA_BITSData_0#_Data_0Data_1#_Data_1Data_2(# _Data_2Data_3 # _Data_35yoperator =___as__16CAN_IF1DATA_BITSFRC16CAN_IF1DATA_BITS>z  $CAN_IF1DATA_REG all# _all bit#_bit5#operator =4___as__15CAN_IF1DATA_REGFRC15CAN_IF1DATA_REG.>$ ) J4.CAN_IF1DATB_BITSData_4#_Data_4Data_5#_Data_5Data_6(# _Data_6Data_7 # _Data_75operator =%___as__16CAN_IF1DATB_BITSFRC16CAN_IF1DATB_BITS>J  J;%CAN_IF1DATB_REG all# _all bit#J_bit5operator =ϧ___as__15CAN_IF1DATB_REGFRC15CAN_IF1DATB_REGɧ>; ħ ;ϧɧdCAN_IF1MCTL_BITSDLC#_DLCrsvd1#_rsvd1EoB#_EoBTxRqst#_TxRqstRmtEn#_RmtEnRxIE#_RxIETxIE#_TxIEUMask#_UMaskIntPnd#_IntPndMsgLst#_MsgLstNewDat#_NewDatrsvd2 # _rsvd25coperator =t___as__16CAN_IF1MCTL_BITSFRC16CAN_IF1MCTL_BITSn>d i tnCAN_IF1MCTL_REG all# _all bit#_bit5 operator =___as__15CAN_IF1MCTL_REGFRC15CAN_IF1MCTL_REG>  4CAN_IF1MSK_BITSMsk## _Mskrsvd1"# _rsvd1MDir!# _MDirMXtd # _MXtd5operator =___as__15CAN_IF1MSK_BITSFRC15CAN_IF1MSK_BITS>4 4CAN_IF1MSK_REG all# _all bit#4_bit5operator =___as__14CAN_IF1MSK_REGFRC14CAN_IF1MSK_REG> mCAN_IF2ARB_BITSID## _IDDir"# _DirXtd!# _XtdMsgVal # _MsgVal5loperator =}___as__15CAN_IF2ARB_BITSFRC15CAN_IF2ARB_BITSw>m r }wCAN_IF2ARB_REG all# _all bit#_bit5operator =$___as__14CAN_IF2ARB_REGFRC14CAN_IF2ARB_REG>  :$ܮCAN_IF2CMD_BITSMSG_NUM#_MSG_NUMrsvd1#_rsvd1rsvd2#_rsvd2Busy#_BusyDATA_B/# _DATA_BDATA_A.# _DATA_ATxRqst-# _TxRqstClrIntPnd,# _ClrIntPndControl+# _ControlArb*# _ArbMask)# _MaskDIR(# _DIRrsvd3 # _rsvd35ۮoperator =___as__15CAN_IF2CMD_BITSFRC15CAN_IF2CMD_BITS>:ܮ :CAN_IF2CMD_REG all# _all bit#:_bit5operator =___as__14CAN_IF2CMD_REGFRC14CAN_IF2CMD_REG> tCAN_IF2DATA_BITSData_0#_Data_0Data_1#_Data_1Data_2(# _Data_2Data_3 # _Data_35soperator =___as__16CAN_IF2DATA_BITSFRC16CAN_IF2DATA_BITS~>t y ~CAN_IF2DATA_REG all# _all bit#_bit5operator =.___as__15CAN_IF2DATA_REGFRC15CAN_IF2DATA_REG(> # D.(CAN_IF2DATB_BITSData_4#_Data_4Data_5#_Data_5Data_6(# _Data_6Data_7 # _Data_75operator =___as__16CAN_IF2DATB_BITSFRC16CAN_IF2DATB_BITS>D  D5CAN_IF2DATB_REG all# _all bit#D_bit5operator =ɲ___as__15CAN_IF2DATB_REGFRC15CAN_IF2DATB_REGò>5 5߲ɲò^CAN_IF2MCTL_BITSDLC#_DLCrsvd1#_rsvd1EoB#_EoBTxRqst#_TxRqstRmtEn#_RmtEnRxIE#_RxIETxIE#_TxIEUMask#_UMaskIntPnd#_IntPndMsgLst#_MsgLstNewDat#_NewDatrsvd2 # _rsvd25]operator =n___as__16CAN_IF2MCTL_BITSFRC16CAN_IF2MCTL_BITSh>߲^ c ߲nhCAN_IF2MCTL_REG all# _all bit#߲_bit5operator =___as__15CAN_IF2MCTL_REGFRC15CAN_IF2MCTL_REG> .CAN_IF2MSK_BITSMsk## _Mskrsvd1"# _rsvd1MDir!# _MDirMXtd # _MXtd5operator =___as__15CAN_IF2MSK_BITSFRC15CAN_IF2MSK_BITS>. . CAN_IF2MSK_REG all# _all bit#._bit5operator =___as__14CAN_IF2MSK_REGFRC14CAN_IF2MSK_REG>  gCAN_IF3ARB_BITSID## _IDDir"# _DirXtd!# _XtdMsgVal # _MsgVal5foperator =w___as__15CAN_IF3ARB_BITSFRC15CAN_IF3ARB_BITSq>g l wqCAN_IF3ARB_REG all# _all bit#_bit5 operator =___as__14CAN_IF3ARB_REGFRC14CAN_IF3ARB_REG>  4CAN_IF3DATA_BITSData_0#_Data_0Data_1#_Data_1Data_2(# _Data_2Data_3 # _Data_35operator =___as__16CAN_IF3DATA_BITSFRC16CAN_IF3DATA_BITS >4  4% CAN_IF3DATA_REG all# _all bit#4_bit5operator =___as__15CAN_IF3DATA_REGFRC15CAN_IF3DATA_REG>% %ϹCAN_IF3DATB_BITSData_4#_Data_4Data_5#_Data_5Data_6(# _Data_6Data_7 # _Data_75operator =___as__16CAN_IF3DATB_BITSFRC16CAN_IF3DATB_BITS>Ϲ ϹDCAN_IF3DATB_REG all# _all bit#Ϲ_bit5Coperator =T___as__15CAN_IF3DATB_REGFRC15CAN_IF3DATB_REGN>D I jTNCAN_IF3MCTL_BITSDLC#_DLCrsvd1#_rsvd1EoB#_EoBTxRqst#_TxRqstRmtEn#_RmtEnRxIE#_RxIETxIE#_TxIEUMask#_UMaskIntPnd#_IntPndMsgLst#_MsgLstNewDat#_NewDatrsvd2 # _rsvd25operator =___as__16CAN_IF3MCTL_BITSFRC16CAN_IF3MCTL_BITS>j jCAN_IF3MCTL_REG all# _all bit#j_bit5operator =___as__15CAN_IF3MCTL_REGFRC15CAN_IF3MCTL_REG> qCAN_IF3MSK_BITSMsk## _Mskrsvd1"# _rsvd1MDir!# _MDirMXtd # _MXtd5poperator =___as__15CAN_IF3MSK_BITSFRC15CAN_IF3MSK_BITS{>q v {CAN_IF3MSK_REG all# _all bit#_bit5operator =(___as__14CAN_IF3MSK_REGFRC14CAN_IF3MSK_REG">  >("CAN_IF3OBS_BITSMask#_MaskArb#_ArbCtrl#_CtrlData_A#_Data_AData_B#_Data_Brsvd1#_rsvd1IF3SM#_IF3SMIF3SA#_IF3SAIF3SC#_IF3SCIF3SDA#_IF3SDAIF3SDB#_IF3SDBrsvd2#_rsvd2IF3Upd#_IF3Updrsvd3 # _rsvd35operator =___as__15CAN_IF3OBS_BITSFRC15CAN_IF3OBS_BITS>> >CAN_IF3OBS_REG all# _all bit#>_bit5operator =___as__14CAN_IF3OBS_REGFRC14CAN_IF3OBS_REG> `CAN_INT_BITSINT0ID#_INT0IDINT1ID(# _INT1IDrsvd1 # _rsvd15_operator =p___as__12CAN_INT_BITSFRC12CAN_INT_BITSj>` e pjCAN_INT_REG all# _all bit#_bit5operator =___as__11CAN_INT_REGFRC11CAN_INT_REG>  $CAN_IPEN_X_BITSIntPndReg1#_IntPndReg1IntPndReg2#_IntPndReg2rsvd1 #_rsvd1rsvd2 # _rsvd25operator =___as__15CAN_IPEN_X_BITSFRC15CAN_IPEN_X_BITS>$ $CAN_IPEN_X_REG all# _all bit#$_bit5operator =___as__14CAN_IPEN_X_REGFRC14CAN_IPEN_X_REG> CAN_MVAL_X_BITSMsgValReg1#_MsgValReg1MsgValReg2#_MsgValReg2rsvd1 #_rsvd1rsvd2 # _rsvd25operator =___as__15CAN_MVAL_X_BITSFRC15CAN_MVAL_X_BITS> @CAN_MVAL_X_REG all# _all bit#_bit5?operator =P___as__14CAN_MVAL_X_REGFRC14CAN_MVAL_X_REGJ>@ E fPJ:CAN_NDAT_X_BITSNewDatReg1#_NewDatReg1NewDatReg2#_NewDatReg2rsvd1 #_rsvd1rsvd2 # _rsvd259operator =J___as__15CAN_NDAT_X_BITSFRC15CAN_NDAT_X_BITSD>f: ? f`JDCAN_NDAT_X_REG all# _all bit#f_bit5operator =___as__14CAN_NDAT_X_REGFRC14CAN_NDAT_X_REG>` `CAN_PERR_BITSMSG_NUM#_MSG_NUMWORD_NUM#_WORD_NUMrsvd1#_rsvd1rsvd2 # _rsvd25operator =___as__13CAN_PERR_BITSFRC13CAN_PERR_BITS> lCAN_PERR_REG all# _all bit#_bit5koperator =|___as__12CAN_PERR_REGFRC12CAN_PERR_REGv>l q |vCAN_RAM_INIT_BITSKEY0#_KEY0KEY1#_KEY1KEY2#_KEY2KEY3#_KEY3CAN_RAM_INIT#_CAN_RAM_INITRAM_INIT_DONE#_RAM_INIT_DONErsvd1 #_rsvd1rsvd2 # _rsvd25operator =___as__17CAN_RAM_INIT_BITSFRC17CAN_RAM_INIT_BITS> {CAN_RAM_INIT_REG all# _all bit#_bit5zoperator =___as__16CAN_RAM_INIT_REGFRC16CAN_RAM_INIT_REG>{ 4CAN_REGSd CAN_CTL#h_CAN_CTL CAN_ES#_CAN_ES CAN_ERRC#ؘ_CAN_ERRC CAN_BTR# e_CAN_BTR CAN_INT#_CAN_INT CAN_TEST#_CAN_TEST rsvd1#_rsvd1 CAN_PERR#_CAN_PERR rsvd2# &_rsvd2 CAN_RAM_INIT#@_CAN_RAM_INIT rsvd3#D4_rsvd3 CAN_GLB_INT_EN#PU_CAN_GLB_INT_EN CAN_GLB_INT_FLG#T _CAN_GLB_INT_FLG CAN_GLB_INT_CLR#X_CAN_GLB_INT_CLR rsvd4#\B_rsvd4 CAN_ABOTR# _CAN_ABOTR CAN_TXRQ_X#E_CAN_TXRQ_X CAN_TXRQ_21# _CAN_TXRQ_21 rsvd5#4_rsvd5 CAN_NDAT_X#`_CAN_NDAT_X CAN_NDAT_21# _CAN_NDAT_21 rsvd6#4_rsvd6 CAN_IPEN_X#_CAN_IPEN_X CAN_IPEN_21# _CAN_IPEN_21 rsvd7#4_rsvd7 CAN_MVAL_X#_CAN_MVAL_X CAN_MVAL_21# _CAN_MVAL_21 rsvd8#P_rsvd8 CAN_IP_MUX21# _CAN_IP_MUX21 rsvd9#B_rsvd9 CAN_IF1CMD#_CAN_IF1CMD CAN_IF1MSK#_CAN_IF1MSK CAN_IF1ARB#_CAN_IF1ARB CAN_IF1MCTL#_CAN_IF1MCTL CAN_IF1DATA#_CAN_IF1DATA CAN_IF1DATB#;_CAN_IF1DATB rsvd10#^_rsvd10 CAN_IF2CMD#_CAN_IF2CMD CAN_IF2MSK# _CAN_IF2MSK CAN_IF2ARB#_CAN_IF2ARB CAN_IF2MCTL#_CAN_IF2MCTL CAN_IF2DATA#_CAN_IF2DATA CAN_IF2DATB#5_CAN_IF2DATB rsvd11#^_rsvd11 CAN_IF3OBS#_CAN_IF3OBS CAN_IF3MSK#_CAN_IF3MSK CAN_IF3ARB#_CAN_IF3ARB CAN_IF3MCTL#_CAN_IF3MCTL CAN_IF3DATA#%_CAN_IF3DATA CAN_IF3DATB#_CAN_IF3DATB rsvd12#^_rsvd12 CAN_IF3UPD# _CAN_IF3UPD53operator =N___as__8CAN_REGSFRC8CAN_REGS>>4 9>CAN_TEST_BITSrsvd1#_rsvd1SILENT#_SILENTLBACK#_LBACKTX#_TXRX#_RXEXL#_EXLRDA#_RDArsvd2#_rsvd2rsvd3 # _rsvd35operator =___as__13CAN_TEST_BITSFRC13CAN_TEST_BITS>d d%CAN_TEST_REG all# _all bit#d_bit5$operator =5___as__12CAN_TEST_REGFRC12CAN_TEST_REG/>% * K5/CAN_TXRQ_X_BITSTxRqstReg1#_TxRqstReg1TxRqstReg2#_TxRqstReg2rsvd1 #_rsvd1rsvd2 # _rsvd25operator =/___as__15CAN_TXRQ_X_BITSFRC15CAN_TXRQ_X_BITS)>K $ KE/)CAN_TXRQ_X_REG all# _all bit#K_bit5operator =___as__14CAN_TXRQ_X_REGFRC14CAN_TXRQ_X_REG>E E><bp_16><bp_32&b4 bB bP$b^bRxbsCanMsg Data#̂_Data Id#b_Id frameType#7k_frameType Lenth#b_Lenth Cnt# b_Cnt5operator =y___as__7sCanMsgFRC7sCanMsg7y?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/InitCan1;x;_InitCanD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cpp/z@_CAN_initModule5;@_CAN_initModule:;@_CAN_setBitRateH;@_CAN_setBitRateV;Aw;/CanErrorResetx;;_CanErrorResetD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cpp=D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cppM~@_InitCan;A;/XCanTxMsgG_CanTxMsgD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cppSD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cppzPbase_basexobjID_objID\Msg_Msg:\msgCtrlb_msgCtrl:emsgCtrlb_msgCtrl:\baseb_base:PobjIDb_objID:bMsgy_Msg:\dataRegb_dataRegA)CanRxMsg+D_CanRxMsgD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cpp|Pbase_basezobjID_objID\Msg_Msg:^baseb_base:PobjIDb_objID:\Msgy_Msg:bmsgCtrlb_msgCtrl:TdataRegb_dataRegA* D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CpuInfo.cpp D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9CpuNum_CpuNum9CpuSiliconRev_CpuSiliconRev?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/CpuInfoq=}=_CpuInfoD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CpuInfo.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CpuInfo.cpp"~A|=  D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/DigitalIO.cpp6D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8GPIO_setMasterCore_GPIO_setMasterCoreb8GPIO_setPadConfig_GPIO_setPadConfigbb8$GPIO_setPinConfig_GPIO_setPinConfigb8kGPIO_setQualificationMode_GPIO_setQualificationModeb8GPIO_setDirectionMode_GPIO_setDirectionModebZ92FlagWrDioExor_FlagWrDioExor93FlagRstDioExor_FlagRstDioExor94TestDin_TestDin95Dout_Dout98BufferDoutExorAll_BufferDoutExorAll7memsetb_memsetbb9:Din_DinGPIO_CoreSelectGPIO_CORE_CPU1GPIO_CORE_CPU1_CLA1GPIO_CORE_CPU2GPIO_CORE_CPU2_CLA1GPIO_CoreSelectZGPIO_DirectionGPIO_DIR_MODE_INGPIO_DIR_MODE_OUTGPIO_DirectionGPIO_QualificationModeGPIO_QUAL_SYNCGPIO_QUAL_3SAMPLEGPIO_QUAL_6SAMPLEGPIO_QUAL_ASYNCGPIO_QualificationModeo]sDOUT Data#_Data Exor#d_Exor5\operator =]___as__5sDOUTFRC5sDOUT} s]}>s xsDin DataRaw#%_DataRaw Data#_Data Exor#_Exor5operator =___as__4sDinFRC4sDin" "> sDinListCh00#_Ch00Ch01#_Ch01Ch02 #_Ch02Ch03 #_Ch03Ch04 #_Ch04Ch05 #_Ch05Ch06 #_Ch06Ch07#_Ch07Ch08#_Ch08Ch09#_Ch09Ch10#_Ch10Ch11#_Ch11Ch12#_Ch12Ch13#_Ch13Ch14#_Ch14Ch15#_Ch155operator =___as__8sDinListFRC8sDinList (>( sDoutListCh00#_Ch00Ch01#_Ch01Ch02 #_Ch02Ch03 #_Ch03Ch04 #_Ch04Ch05 #_Ch05Ch06 #_Ch06Ch07#_Ch07Ch08#_Ch08Ch09#_Ch09Ch20#_Ch20Ch21#_Ch21Ch22#_Ch22Ch23#_Ch23Ch24#_Ch24Ch25#_Ch255operator =___as__9sDoutListFRC9sDoutList > >uDOUT_DATA all#_all bit#_bit5=operator =>___as__10uDOUT_DATAFRC10uDOUT_DATA^ T>^>T YuDOUT_EXOR all#_all bit#_bit5operator =___as__10uDOUT_EXORFRC10uDOUT_EXOR d>d luDinData all#_all bit#(_bit5koperator =l___as__8uDinDataFRC8uDinData l> uDinExor all#mT_all bit#(_bit5operator =___as__8uDinExorFRC8uDinExor > uDinRawData all#_all5operator =___as__11uDinRawDataFRC11uDinRawData %>% ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS  D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Eeprom.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8WriteEepromArray_WriteEepromArrayb b8ReadEeprom_ReadEepromb b&ResetDioExor_ResetDioExor8WriteEepromInt_WriteEepromIntbb8FWriteEepromFloat_WriteEepromFloatb;FlagWrDioExor_FlagWrDioExor;FlagRstDioExor_FlagRstDioExor9EepromChkCnt_EepromChkCnt9EepromInitStatus_EepromInitStatus9 FlagTestEeprom_FlagTestEeprom9!FlagRstAdcPara_FlagRstAdcPara9"FlagWrAdcScale_FlagWrAdcScale9#FlagRdAdcScale_FlagRdAdcScale9$FlagWrAdcOffset_FlagWrAdcOffset9%FlagRdAdcOffset_FlagRdAdcOffset9&FlagRdDioExor_FlagRdDioExor9'FlagEepromRstAll_FlagEepromRstAll9(FlagEepromWrAll_FlagEepromWrAll9)FlagEepromRdAll_FlagEepromRdAll9*FlagEepromChkClr_FlagEepromChkClr7ReadEepromInt_ReadEepromIntbb;Dout _Dout9,Testpcs1_Testpcs19.Testpcs2_Testpcs290Testpcs3_Testpcs37memsetb_memsetbb7ReadEepromFloat_ReadEepromFloatb;Din_Din;ScaleDelt_ScaleDelt;Adcb_Adc b b sDOUT Data#_Data Exor#d_Exor5operator =]___as__5sDOUTFRC5sDOUT}sDin DataRaw#%_DataRaw Data#_Data Exor#_Exor5operator =___as__4sDinFRC4sDin"sMesureList0 Vbat#_Vbat Ibat#_Ibat Vboost#_Vboost Vdab#_Vdab GFD#_GFD VdcH# _VdcH VdcL# _VdcL VunGrid#_VunGrid VnwGrid#_VnwGrid IuInv#_IuInv IwInv#_IwInv Izct#_Izct IuGridExt#_IuGridExt IwGridExt#_IwGridExt VntcBoost#_VntcBoost VntcLvDab#_VntcLvDab VntcHvDab# _VntcHvDab VntcInv#"_VntcInv Vntc5#$_Vntc5 Vntc6#&_Vntc6 VunInv#(_VunInv VnwInv#*_VnwInv IuGrid#,_IuGrid IwGrid#._IwGrid5operator =___as__11sMesureListFRC11sMesureList > ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/EepromLib.cppuD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/EpwmLib.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8LGPIO_setPadConfig_GPIO_setPadConfigbb8~GPIO_setPinConfig_GPIO_setPinConfigb;SystemClock_SystemClock;EPwm1RegsB_EPwm1Regs;EPwm2RegsB_EPwm2Regs;EPwm3RegsB_EPwm3Regs;EPwm4RegsB_EPwm4Regs;EPwm5RegsB_EPwm5Regs;EPwm6RegsB_EPwm6Regs;EPwm7RegsB_EPwm7Regs;EPwm8RegsB_EPwm8Regs;EPwm9RegsB_EPwm9Regs;EPwm10RegsB_EPwm10Regs;EPwm11RegsB_EPwm11Regs;EPwm12RegsB_EPwm12RegsAQCSFRC_BITSCSFA#_CSFACSFB #_CSFBrsvd1 #_rsvd15operator =___as__12AQCSFRC_BITSFRC12AQCSFRC_BITS>  -AQCSFRC_REG all#_all bit#_bit5,operator ==___as__11AQCSFRC_REGFRC11AQCSFRC_REG7>- 2 S=7AQCTLA2_BITST1U#_T1UT1D #_T1DT2U #_T2UT2D#_T2Drsvd1#_rsvd15operator ="___as__12AQCTLA2_BITSFRC12AQCTLA2_BITS>S  S8"AQCTLA2_REG all#_all bit#S_bit5operator =___as__11AQCTLA2_REGFRC11AQCTLA2_REG>8  8AQCTLA_BITSZRO#_ZROPRD #_PRDCAU #_CAUCAD#_CADCBU#_CBUCBD#_CBDrsvd1#_rsvd15operator =___as__11AQCTLA_BITSFRC11AQCTLA_BITS>  UAQCTLA_REG all#_all bit#_bit5Toperator =e___as__10AQCTLA_REGFRC10AQCTLA_REG_>U Z {e_:AQCTLB2_BITST1U#_T1UT1D #_T1DT2U #_T2UT2D#_T2Drsvd1#_rsvd159operator =J___as__12AQCTLB2_BITSFRC12AQCTLB2_BITSD>{: ? {`JDAQCTLB2_REG all#_all bit#{_bit5operator =___as__11AQCTLB2_REGFRC11AQCTLB2_REG>`  `AQCTLB_BITSZRO#_ZROPRD #_PRDCAU #_CAUCAD#_CADCBU#_CBUCBD#_CBDrsvd1#_rsvd15operator =___as__11AQCTLB_BITSFRC11AQCTLB_BITS>  }AQCTLB_REG all#_all bit#_bit5|operator =___as__10AQCTLB_REGFRC10AQCTLB_REG>}   AQCTL_BITSLDAQAMODE#_LDAQAMODELDAQBMODE #_LDAQBMODESHDWAQAMODE #_SHDWAQAMODErsvd1 #_rsvd1SHDWAQBMODE #_SHDWAQBMODErsvd2#_rsvd2LDAQASYNC#_LDAQASYNCLDAQBSYNC#_LDAQBSYNCrsvd3#_rsvd35 operator = ___as__10AQCTL_BITSFRC10AQCTL_BITS >   *    AQCTL_REG all#_all bit#_bit5 operator = ___as__9AQCTL_REGFRC9AQCTL_REG >*    *     AQSFRC_BITSACTSFA#_ACTSFAOTSFA #_OTSFAACTSFB #_ACTSFBOTSFB #_OTSFBRLDCSF#_RLDCSFrsvd1#_rsvd15 operator = ___as__11AQSFRC_BITSFRC11AQSFRC_BITS >       E AQSFRC_REG all#_all bit# _bit5D operator =U ___as__10AQSFRC_REGFRC10AQSFRC_REGO > E  J  k U O  AQTSRCSEL_BITST1SEL #_T1SELT2SEL#_T2SELrsvd1#_rsvd15 operator = ___as__14AQTSRCSEL_BITSFRC14AQTSRCSEL_BITS >k     k 6    AQTSRCSEL_REG all#_all bit#k _bit5 operator = ___as__13AQTSRCSEL_REGFRC13AQTSRCSEL_REG >6    6    V CMPA_BITSCMPAHR#_CMPAHRCMPA#_CMPA5U operator =f ___as__9CMPA_BITSFRC9CMPA_BITS` > V  [  | f `  CMPA_REG all#mT_all bit# _bit5 operator = ___as__8CMPA_REGFRC8CMPA_REG >|    |   CMPB_BITSCMPBHR#_CMPBHRCMPB#_CMPB5operator =___as__9CMPB_BITSFRC9CMPB_BITS>  CMPB_REG all#mT_all bit#_bit5operator =.___as__8CMPB_REGFRC8CMPB_REG(> # D.(CMPCTL2_BITSLOADCMODE#_LOADCMODELOADDMODE #_LOADDMODESHDWCMODE #_SHDWCMODErsvd1 #_rsvd1SHDWDMODE #_SHDWDMODErsvd2#_rsvd2LOADCSYNC#_LOADCSYNCLOADDSYNC#_LOADDSYNCrsvd3#_rsvd35operator =___as__12CMPCTL2_BITSFRC12CMPCTL2_BITS>D  DACMPCTL2_REG all#_all bit#D_bit5@operator =Q___as__11CMPCTL2_REGFRC11CMPCTL2_REGK>A F gQKCMPCTL_BITSLOADAMODE#_LOADAMODELOADBMODE #_LOADBMODESHDWAMODE #_SHDWAMODErsvd1 #_rsvd1SHDWBMODE #_SHDWBMODErsvd2#_rsvd2SHDWAFULL#_SHDWAFULLSHDWBFULL#_SHDWBFULLLOADASYNC#_LOADASYNCLOADBSYNC#_LOADBSYNCrsvd3#_rsvd35operator =___as__11CMPCTL_BITSFRC11CMPCTL_BITS >g  g) CMPCTL_REG all#_all bit#g_bit5operator =___as__10CMPCTL_REGFRC10CMPCTL_REG>)  )DBCTL2_BITSLOADDBCTLMODE#_LOADDBCTLMODESHDWDBCTLMODE #_SHDWDBCTLMODErsvd1 #_rsvd15operator =___as__11DBCTL2_BITSFRC11DBCTL2_BITS>  DBCTL2_REG all#_all bit#_bit5operator =+___as__10DBCTL2_REGFRC10DBCTL2_REG%>  A+%DBCTL_BITSOUT_MODE#_OUT_MODEPOLSEL #_POLSELIN_MODE #_IN_MODELOADREDMODE#_LOADREDMODELOADFEDMODE#_LOADFEDMODESHDWDBREDMODE#_SHDWDBREDMODESHDWDBFEDMODE#_SHDWDBFEDMODEOUTSWAP#_OUTSWAPDEDB_MODE#_DEDB_MODEHALFCYCLE#_HALFCYCLE5operator =___as__10DBCTL_BITSFRC10DBCTL_BITS>A  ApDBCTL_REG all#_all bit#A_bit5ooperator =___as__9DBCTL_REGFRC9DBCTL_REGz>p u zQDBFEDHR_BITSrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3DBFEDHR#_DBFEDHR5Poperator =a___as__12DBFEDHR_BITSFRC12DBFEDHR_BITS[>Q V wa[DBFEDHR_REG all#_all bit#_bit5operator =___as__11DBFEDHR_REGFRC11DBFEDHR_REG>w  wDBFED_BITSDBFED#_DBFEDrsvd1#_rsvd15operator =___as__10DBFED_BITSFRC10DBFED_BITS>  ,DBFED_REG all#_all bit#_bit5+operator =<___as__9DBFED_REGFRC9DBFED_REG6>, 1 R<6 DBREDHR_BITSrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3DBREDHR#_DBREDHR5 operator =___as__12DBREDHR_BITSFRC12DBREDHR_BITS>R   R3DBREDHR_REG all#_all bit#R_bit5operator =___as__11DBREDHR_REGFRC11DBREDHR_REG>3  3RDBRED_BITSDBRED#_DBREDrsvd1#_rsvd15Qoperator =b___as__10DBRED_BITSFRC10DBRED_BITS\>R W xb\DBRED_REG all#_all bit#_bit5operator =___as__9DBRED_REGFRC9DBRED_REG>x  xhDCACTL_BITSEVT1SRCSEL#_EVT1SRCSELEVT1FRCSYNCSEL#_EVT1FRCSYNCSELEVT1SOCE #_EVT1SOCEEVT1SYNCE #_EVT1SYNCErsvd1#_rsvd1EVT2SRCSEL#_EVT2SRCSELEVT2FRCSYNCSEL#_EVT2FRCSYNCSELrsvd2#_rsvd25goperator =x___as__11DCACTL_BITSFRC11DCACTL_BITSr>h m xrDCACTL_REG all#_all bit#_bit5operator =___as__10DCACTL_REGFRC10DCACTL_REG >  ) !DCAHTRIPSEL_BITSTRIPINPUT1#_TRIPINPUT1TRIPINPUT2#_TRIPINPUT2TRIPINPUT3 #_TRIPINPUT3TRIPINPUT4 #_TRIPINPUT4TRIPINPUT5 #_TRIPINPUT5TRIPINPUT6 #_TRIPINPUT6TRIPINPUT7 #_TRIPINPUT7TRIPINPUT8#_TRIPINPUT8TRIPINPUT9#_TRIPINPUT9TRIPINPUT10#_TRIPINPUT10TRIPINPUT11#_TRIPINPUT11TRIPINPUT12#_TRIPINPUT12rsvd1#_rsvd1TRIPINPUT14#_TRIPINPUT14TRIPINPUT15#_TRIPINPUT15rsvd2#_rsvd25!operator =!___as__16DCAHTRIPSEL_BITSFRC16DCAHTRIPSEL_BITS!>)! ! )!!!L"DCAHTRIPSEL_REG all#_all bit#)_bit5K"operator =\"___as__15DCAHTRIPSEL_REGFRC15DCAHTRIPSEL_REGV">!L" Q" !r"\"V"$DCALTRIPSEL_BITSTRIPINPUT1#_TRIPINPUT1TRIPINPUT2#_TRIPINPUT2TRIPINPUT3 #_TRIPINPUT3TRIPINPUT4 #_TRIPINPUT4TRIPINPUT5 #_TRIPINPUT5TRIPINPUT6 #_TRIPINPUT6TRIPINPUT7 #_TRIPINPUT7TRIPINPUT8#_TRIPINPUT8TRIPINPUT9#_TRIPINPUT9TRIPINPUT10#_TRIPINPUT10TRIPINPUT11#_TRIPINPUT11TRIPINPUT12#_TRIPINPUT12rsvd1#_rsvd1TRIPINPUT14#_TRIPINPUT14TRIPINPUT15#_TRIPINPUT15rsvd2#_rsvd25$operator =$___as__16DCALTRIPSEL_BITSFRC16DCALTRIPSEL_BITS$>r"$ $ r"%$$%DCALTRIPSEL_REG all#_all bit#r"_bit5%operator =%___as__15DCALTRIPSEL_REGFRC15DCALTRIPSEL_REG%>%% % %%%%'DCBCTL_BITSEVT1SRCSEL#_EVT1SRCSELEVT1FRCSYNCSEL#_EVT1FRCSYNCSELEVT1SOCE #_EVT1SOCEEVT1SYNCE #_EVT1SYNCErsvd1#_rsvd1EVT2SRCSEL#_EVT2SRCSELEVT2FRCSYNCSEL#_EVT2FRCSYNCSELrsvd2#_rsvd25'operator =%'___as__11DCBCTL_BITSFRC11DCBCTL_BITS'>%' ' %;'%'''DCBCTL_REG all#_all bit#%_bit5'operator ='___as__10DCBCTL_REGFRC10DCBCTL_REG'>;'' ' ;''''O*DCBHTRIPSEL_BITSTRIPINPUT1#_TRIPINPUT1TRIPINPUT2#_TRIPINPUT2TRIPINPUT3 #_TRIPINPUT3TRIPINPUT4 #_TRIPINPUT4TRIPINPUT5 #_TRIPINPUT5TRIPINPUT6 #_TRIPINPUT6TRIPINPUT7 #_TRIPINPUT7TRIPINPUT8#_TRIPINPUT8TRIPINPUT9#_TRIPINPUT9TRIPINPUT10#_TRIPINPUT10TRIPINPUT11#_TRIPINPUT11TRIPINPUT12#_TRIPINPUT12rsvd1#_rsvd1TRIPINPUT14#_TRIPINPUT14TRIPINPUT15#_TRIPINPUT15rsvd2#_rsvd25N*operator =_*___as__16DCBHTRIPSEL_BITSFRC16DCBHTRIPSEL_BITSY*>'O* T* 'u*_*Y**DCBHTRIPSEL_REG all#_all bit#'_bit5*operator = +___as__15DCBHTRIPSEL_REGFRC15DCBHTRIPSEL_REG+>u** * u*+ ++-DCBLTRIPSEL_BITSTRIPINPUT1#_TRIPINPUT1TRIPINPUT2#_TRIPINPUT2TRIPINPUT3 #_TRIPINPUT3TRIPINPUT4 #_TRIPINPUT4TRIPINPUT5 #_TRIPINPUT5TRIPINPUT6 #_TRIPINPUT6TRIPINPUT7 #_TRIPINPUT7TRIPINPUT8#_TRIPINPUT8TRIPINPUT9#_TRIPINPUT9TRIPINPUT10#_TRIPINPUT10TRIPINPUT11#_TRIPINPUT11TRIPINPUT12#_TRIPINPUT12rsvd1#_rsvd1TRIPINPUT14#_TRIPINPUT14TRIPINPUT15#_TRIPINPUT15rsvd2#_rsvd25-operator =-___as__16DCBLTRIPSEL_BITSFRC16DCBLTRIPSEL_BITS->+- - +---B.DCBLTRIPSEL_REG all#_all bit#+_bit5A.operator =R.___as__15DCBLTRIPSEL_REGFRC15DCBLTRIPSEL_REGL.>-B. G. -h.R.L.^/DCCAPCTL_BITSCAPE#_CAPESHDWMODE#_SHDWMODErsvd1 #_rsvd1CAPSTS#_CAPSTSCAPCLR#_CAPCLRCAPMODE#_CAPMODE5]/operator =n/___as__13DCCAPCTL_BITSFRC13DCCAPCTL_BITSh/>h.^/ c/ h./n/h//DCCAPCTL_REG all#_all bit#h._bit5/operator =0___as__12DCCAPCTL_REGFRC12DCCAPCTL_REG 0>// 0 /%00 01DCFCTL_BITSSRCSEL#_SRCSELBLANKE #_BLANKEBLANKINV #_BLANKINVPULSESEL #_PULSESELEDGEFILTSEL #_EDGEFILTSELrsvd1#_rsvd1EDGEMODE#_EDGEMODEEDGECOUNT#_EDGECOUNTEDGESTATUS#_EDGESTATUS51operator =1___as__11DCFCTL_BITSFRC11DCFCTL_BITS1>%01 1 %0111 2DCFCTL_REG all#_all bit#%0_bit52operator =02___as__10DCFCTL_REGFRC10DCFCTL_REG*2>1 2 %2 1F202*233DCTRIPSEL_BITSDCAHCOMPSEL #_DCAHCOMPSELDCALCOMPSEL#_DCALCOMPSELDCBHCOMPSEL#_DCBHCOMPSELDCBLCOMPSEL#_DCBLCOMPSEL523operator =C3___as__14DCTRIPSEL_BITSFRC14DCTRIPSEL_BITS=3>F233 83 F2Y3C3=33DCTRIPSEL_REG all#_all bit#F2_bit53operator =3___as__13DCTRIPSEL_REGFRC13DCTRIPSEL_REG3>Y33 3 Y3333.5EPWMXLINK_BITSTBPRDLINK #_TBPRDLINKCMPALINK#_CMPALINKCMPBLINK#_CMPBLINKCMPCLINK#_CMPCLINKCMPDLINK #_CMPDLINKrsvd1#_rsvd1GLDCTL2LINK#_GLDCTL2LINK5-5operator =>5___as__14EPWMXLINK_BITSFRC14EPWMXLINK_BITS85>3.5 35 3T5>5855EPWMXLINK_REG all#mT_all bit#3_bit55operator =5___as__13EPWMXLINK_REGFRC13EPWMXLINK_REG5>T55 5 T5555oBEPWM_REGS TBCTL#e_TBCTL TBCTL2#c_TBCTL2 rsvd1#_rsvd1 TBCTR#_TBCTR TBSTS#Mh_TBSTS rsvd2#_rsvd2 CMPCTL#)_CMPCTL CMPCTL2# _CMPCTL2 rsvd3# _rsvd3 DBCTL# _DBCTL DBCTL2# _DBCTL2 rsvd4#_rsvd4 AQCTL#* _AQCTL AQTSRCSEL#6 _AQTSRCSEL rsvd5#_rsvd5 PCCTL#a_PCCTL rsvd6#_rsvd6 VCAPCTL#_VCAPCTL VCNTCFG#r_VCNTCFG rsvd7#,_rsvd7 HRCNFG# 4[_HRCNFG HRPWR#!"`_HRPWR rsvd8#":_rsvd8 HRMSTEP#&\_HRMSTEP HRCNFG2#'X_HRCNFG2 rsvd9#(H_rsvd9 HRPCTL#-J^_HRPCTL TRREM#.i_TRREM rsvd10#/H_rsvd10 GLDCTL#4"W_GLDCTL GLDCFG#5S_GLDCFG rsvd11#6_rsvd11 EPWMXLINK#8T5_EPWMXLINK rsvd12#:,_rsvd12 AQCTLA#@_AQCTLA AQCTLA2#A8_AQCTLA2 AQCTLB#B_AQCTLB AQCTLB2#C`_AQCTLB2 rsvd13#D_rsvd13 AQSFRC#G _AQSFRC rsvd14#H_rsvd14 AQCSFRC#I_AQCSFRC rsvd15#J,_rsvd15 DBREDHR#P3_DBREDHR DBRED#Qx_DBRED DBFEDHR#Rw_DBFEDHR DBFED#S_DBFED rsvd16#TV_rsvd16 TBPHS#`f_TBPHS TBPRDHR#b_TBPRDHR TBPRD#c_TBPRD rsvd17#d,_rsvd17 CMPA#j| _CMPA CMPB#l_CMPB rsvd18#n_rsvd18 CMPC#o_CMPC rsvd19#p_rsvd19 CMPD#q_CMPD rsvd20#r_rsvd20 GLDCTL2#tXU_GLDCTL2 rsvd21#u_rsvd21 SWVDELVAL#w_SWVDELVAL rsvd22#xd_rsvd22 TZSEL#_TZSEL rsvd23#_rsvd23 TZDCSEL#w_TZDCSEL rsvd24#_rsvd24 TZCTL#v_TZCTL TZCTL2#p_TZCTL2 TZCTLDCA#r_TZCTLDCA TZCTLDCB#Ut_TZCTLDCB rsvd25#H_rsvd25 TZEINT#y_TZEINT rsvd26#H_rsvd26 TZFLG#n{_TZFLG TZCBCFLG#im_TZCBCFLG TZOSTFLG#"_TZOSTFLG rsvd27#_rsvd27 TZCLR#co_TZCLR TZCBCCLR#tk_TZCBCCLR TZOSTCLR#-_TZOSTCLR rsvd28#_rsvd28 TZFRC#C}_TZFRC rsvd29#d_rsvd29 ETSEL#O_ETSEL rsvd30#_rsvd30 ETPS#M_ETPS rsvd31#_rsvd31 ETFLG#H_ETFLG rsvd32#_rsvd32 ETCLR#C_ETCLR rsvd33#_rsvd33 ETFRC#6J_ETFRC rsvd34#_rsvd34 ETINTPS#K_ETINTPS rsvd35#_rsvd35 ETSOCPS#PQ_ETSOCPS rsvd36#_rsvd36 ETCNTINITCTL#E_ETCNTINITCTL rsvd37#_rsvd37 ETCNTINIT#.G_ETCNTINIT rsvd38#r_rsvd38 DCTRIPSEL#Y3_DCTRIPSEL rsvd39#_rsvd39 DCACTL#_DCACTL DCBCTL#;'_DCBCTL rsvd40#_rsvd40 DCFCTL#1_DCFCTL DCCAPCTL#/_DCCAPCTL DCFOFFSET#_DCFOFFSET DCFOFFSETCNT#_DCFOFFSETCNT DCFWINDOW#_DCFWINDOW DCFWINDOWCNT#_DCFWINDOWCNT rsvd41#_rsvd41 DCCAP#_DCCAP rsvd42#_rsvd42 DCAHTRIPSEL#!_DCAHTRIPSEL DCALTRIPSEL#%_DCALTRIPSEL DCBHTRIPSEL#u*_DCBHTRIPSEL DCBLTRIPSEL#-_DCBLTRIPSEL rsvd43#_rsvd43 HWVDELVAL#_HWVDELVAL VCNTVAL#_VCNTVAL5nBoperator =B___as__9EPWM_REGSFRC9EPWM_REGSyB>5oB tB>5<B 5BByB`CETCLR_BITSINT#_INTrsvd1#_rsvd1SOCA #_SOCASOCB #_SOCBrsvd2 #_rsvd25_Coperator =pC___as__10ETCLR_BITSFRC10ETCLR_BITSjC>B`C eC BCpCjCCETCLR_REG all#_all bit#B_bit5Coperator =D___as__9ETCLR_REGFRC9ETCLR_REGD>CC C CDDDhEETCNTINITCTL_BITSrsvd1 #_rsvd1INTINITFRC#_INTINITFRCSOCAINITFRC#_SOCAINITFRCSOCBINITFRC#_SOCBINITFRCINTINITEN#_INTINITENSOCAINITEN#_SOCAINITENSOCBINITEN#_SOCBINITEN5gEoperator =xE___as__17ETCNTINITCTL_BITSFRC17ETCNTINITCTL_BITSrE>DhE mE DExErEFETCNTINITCTL_REG all#_all bit#D_bit5Foperator =%F___as__16ETCNTINITCTL_REGFRC16ETCNTINITCTL_REGF>EF F E;F%FFGETCNTINIT_BITSINTINIT #_INTINITSOCAINIT#_SOCAINITSOCBINIT#_SOCBINITrsvd1#_rsvd15Goperator =G___as__14ETCNTINIT_BITSFRC14ETCNTINIT_BITSG>;FG G ;F.GGGGETCNTINIT_REG all#_all bit#;F_bit5Goperator =G___as__13ETCNTINIT_REGFRC13ETCNTINIT_REGG>.GG G .GGGGHETFLG_BITSINT#_INTrsvd1#_rsvd1SOCA #_SOCASOCB #_SOCBrsvd2 #_rsvd25Hoperator =H___as__10ETFLG_BITSFRC10ETFLG_BITSH>GH H GHHH)IETFLG_REG all#_all bit#G_bit5(Ioperator =9I___as__9ETFLG_REGFRC9ETFLG_REG3I>H)I .I HOI9I3IJETFRC_BITSINT#_INTrsvd1#_rsvd1SOCA #_SOCASOCB #_SOCBrsvd2 #_rsvd25Joperator = J___as__10ETFRC_BITSFRC10ETFRC_BITSJ>OIJ J OI6J JJJETFRC_REG all#_all bit#OI_bit5Joperator =J___as__9ETFRC_REGFRC9ETFRC_REGJ>6JJ J 6JJJJsKETINTPS_BITSINTPRD2 #_INTPRD2INTCNT2#_INTCNT2rsvd1#_rsvd15rKoperator =K___as__12ETINTPS_BITSFRC12ETINTPS_BITS}K>JsK xK JKK}KLETINTPS_REG all#_all bit#J_bit5Loperator =!L___as__11ETINTPS_REGFRC11ETINTPS_REGL>KL L K7L!LL{METPS_BITSINTPRD#_INTPRDINTCNT #_INTCNTINTPSSEL #_INTPSSELSOCPSSEL #_SOCPSSELrsvd1#_rsvd1SOCAPRD#_SOCAPRDSOCACNT#_SOCACNTSOCBPRD#_SOCBPRDSOCBCNT#_SOCBCNT5zMoperator =M___as__9ETPS_BITSFRC9ETPS_BITSM>7L{M M 7LMMMNETPS_REG all#_all bit#7L_bit5 Noperator =N___as__8ETPS_REGFRC8ETPS_REGN>MN N M4NNNOETSEL_BITSINTSEL #_INTSELINTEN #_INTENSOCASELCMP #_SOCASELCMPSOCBSELCMP #_SOCBSELCMPINTSELCMP #_INTSELCMPrsvd1#_rsvd1SOCASEL#_SOCASELSOCAEN#_SOCAENSOCBSEL#_SOCBSELSOCBEN#_SOCBEN5Ooperator =O___as__10ETSEL_BITSFRC10ETSEL_BITSO>4NO O 4NOOO5PETSEL_REG all#_all bit#4N_bit54Poperator =EP___as__9ETSEL_REGFRC9ETSEL_REG?P>O5P :P O[PEP?P*QETSOCPS_BITSSOCAPRD2 #_SOCAPRD2SOCACNT2#_SOCACNT2SOCBPRD2#_SOCBPRD2SOCBCNT2#_SOCBCNT25)Qoperator =:Q___as__12ETSOCPS_BITSFRC12ETSOCPS_BITS4Q>[P*Q /Q [PPQ:Q4QQETSOCPS_REG all#_all bit#[P_bit5Qoperator =Q___as__11ETSOCPS_REGFRC11ETSOCPS_REGQ>PQQ Q PQQQQSGLDCFG_BITSTBPRD_TBPRDHR#_TBPRD_TBPRDHRCMPA_CMPAHR#_CMPA_CMPAHRCMPB_CMPBHR #_CMPB_CMPBHRCMPC #_CMPCCMPD #_CMPDDBRED_DBREDHR #_DBRED_DBREDHRDBFED_DBFEDHR #_DBFED_DBFEDHRDBCTL#_DBCTLAQCTLA_AQCTLA2#_AQCTLA_AQCTLA2AQCTLB_AQCTLB2#_AQCTLB_AQCTLB2AQCSFRC#_AQCSFRCrsvd1#_rsvd15Soperator =S___as__11GLDCFG_BITSFRC11GLDCFG_BITSS>QS S QSSSiTGLDCFG_REG all#_all bit#Q_bit5hToperator =yT___as__10GLDCFG_REGFRC10GLDCFG_REGsT>SiT nT STyTsT2UGLDCTL2_BITSOSHTLD#_OSHTLDGFRCLD#_GFRCLDrsvd1#_rsvd151Uoperator =BU___as__12GLDCTL2_BITSFRC12GLDCTL2_BITST2U 7U TXUBUXUU U XUUUUVGLDCTL_BITSGLD#_GLDGLDMODE #_GLDMODEOSHTMODE #_OSHTMODErsvd1 #_rsvd1GLDPRD#_GLDPRDGLDCNT#_GLDCNTrsvd2#_rsvd25Voperator = W___as__11GLDCTL_BITSFRC11GLDCTL_BITSW>UV W U"W WWWGLDCTL_REG all#_all bit#U_bit5Woperator =W___as__10GLDCTL_REGFRC10GLDCTL_REGW>"WW W "WWWWXHRCNFG2_BITSEDGMODEDB#_EDGMODEDBCTLMODEDBRED #_CTLMODEDBREDCTLMODEDBFED #_CTLMODEDBFEDrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd35Xoperator =X___as__12HRCNFG2_BITSFRC12HRCNFG2_BITSX>WX X WXXXfYHRCNFG2_REG all#_all bit#W_bit5eYoperator =vY___as__11HRCNFG2_REGFRC11HRCNFG2_REGpY>XfY kY XYvYpY[HRCNFG_BITSEDGMODE#_EDGMODECTLMODE #_CTLMODEHRLOAD #_HRLOADSELOUTB #_SELOUTBAUTOCONV #_AUTOCONVSWAPAB#_SWAPABEDGMODEB#_EDGMODEBCTLMODEB#_CTLMODEBHRLOADB#_HRLOADBrsvd1#_rsvd1rsvd2#_rsvd25 [operator =[___as__11HRCNFG_BITSFRC11HRCNFG_BITS[>Y[ [ Y4[[[[HRCNFG_REG all#_all bit#Y_bit5[operator =[___as__10HRCNFG_REGFRC10HRCNFG_REG[>4[[ [ 4[[[[Z\HRMSTEP_BITSHRMSTEP#_HRMSTEPrsvd1#_rsvd15Y\operator =j\___as__12HRMSTEP_BITSFRC12HRMSTEP_BITSd\>[Z\ _\ [\j\d\\HRMSTEP_REG all#_all bit#[_bit5\operator =]___as__11HRMSTEP_REGFRC11HRMSTEP_REG]>\\ \ \]]]$^HRPCTL_BITSHRPE#_HRPEPWMSYNCSEL#_PWMSYNCSELTBPHSHRLOADE #_TBPHSHRLOADErsvd1 #_rsvd1PWMSYNCSELX #_PWMSYNCSELXrsvd2 #_rsvd25#^operator =4^___as__11HRPCTL_BITSFRC11HRPCTL_BITS.^>]$^ )^ ]J^4^.^^HRPCTL_REG all#_all bit#]_bit5^operator =^___as__10HRPCTL_REGFRC10HRPCTL_REG^>J^^ ^ J^^^^_HRPWR_BITSrsvd1#_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd4rsvd5 #_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7CALPWRON#_CALPWRON5_operator = `___as__10HRPWR_BITSFRC10HRPWR_BITS`>^_ ` ^"` ```HRPWR_REG all#_all bit#^_bit5`operator =`___as__9HRPWR_REGFRC9HRPWR_REG`>"`` ` "````aPCCTL_BITSCHPEN#_CHPENOSHTWTH #_OSHTWTHCHPFREQ#_CHPFREQCHPDUTY#_CHPDUTYrsvd1#_rsvd15aoperator =a___as__10PCCTL_BITSFRC10PCCTL_BITSa>`a a `aaa#bPCCTL_REG all#_all bit#`_bit5"boperator =3b___as__9PCCTL_REGFRC9PCCTL_REG-b>a#b (b aIb3b-bicTBCTL2_BITSrsvd1 #_rsvd1rsvd2 #_rsvd2OSHTSYNCMODE #_OSHTSYNCMODEOSHTSYNC#_OSHTSYNCrsvd3#_rsvd3SYNCOSELX#_SYNCOSELXPRDLDSYNC#_PRDLDSYNC5hcoperator =yc___as__11TBCTL2_BITSFRC11TBCTL2_BITSsc>Ibic nc IbcycscdTBCTL2_REG all#_all bit#Ib_bit5doperator =d___as__10TBCTL2_REGFRC10TBCTL2_REGd>cd d c*dddueTBCTL_BITSCTRMODE#_CTRMODEPHSEN #_PHSENPRDLD #_PRDLDSYNCOSEL #_SYNCOSELSWFSYNC #_SWFSYNCHSPCLKDIV#_HSPCLKDIVCLKDIV#_CLKDIVPHSDIR#_PHSDIRFREE_SOFT#_FREE_SOFT5teoperator =e___as__10TBCTL_BITSFRC10TBCTL_BITSe>*due ze *deee fTBCTL_REG all#_all bit#*d_bit5 foperator =f___as__9TBCTL_REGFRC9TBCTL_REGf>e f f e1ffffTBPHS_BITSTBPHSHR#_TBPHSHRTBPHS#_TBPHS5foperator =f___as__10TBPHS_BITSFRC10TBPHS_BITSf>1ff f 1ffffLgTBPHS_REG all#mT_all bit#1f_bit5Kgoperator =\g___as__9TBPHS_REGFRC9TBPHS_REGVg>fLg Qg frg\gVg'hTBSTS_BITSCTRDIR#_CTRDIRSYNCI#_SYNCICTRMAX #_CTRMAXrsvd1 #_rsvd15&hoperator =7h___as__10TBSTS_BITSFRC10TBSTS_BITS1h>rg'h ,h rgMh7h1hhTBSTS_REG all#_all bit#rg_bit5hoperator =h___as__9TBSTS_REGFRC9TBSTS_REGh>Mhh h MhhhhdiTRREM_BITSTRREM #_TRREMrsvd1#_rsvd15cioperator =ti___as__10TRREM_BITSFRC10TRREM_BITSni>hdi ii hitiniiTRREM_REG all#_all bit#h_bit5ioperator = j___as__9TRREM_REGFRC9TRREM_REGj>ii i i j jjNkTZCBCCLR_BITSCBC1#_CBC1CBC2#_CBC2CBC3 #_CBC3CBC4 #_CBC4CBC5 #_CBC5CBC6 #_CBC6DCAEVT2 #_DCAEVT2DCBEVT2#_DCBEVT2rsvd1#_rsvd15Mkoperator =^k___as__13TZCBCCLR_BITSFRC13TZCBCCLR_BITSXk> jNk Sk jtk^kXkkTZCBCCLR_REG all#_all bit# j_bit5koperator =k___as__12TZCBCCLR_REGFRC12TZCBCCLR_REGk>tkk k tklkkCmTZCBCFLG_BITSCBC1#_CBC1CBC2#_CBC2CBC3 #_CBC3CBC4 #_CBC4CBC5 #_CBC5CBC6 #_CBC6DCAEVT2 #_DCAEVT2DCBEVT2#_DCBEVT2rsvd1#_rsvd15Bmoperator =Sm___as__13TZCBCFLG_BITSFRC13TZCBCFLG_BITSMm>lCm Hm limSmMmmTZCBCFLG_REG all#_all bit#l_bit5moperator =m___as__12TZCBCFLG_REGFRC12TZCBCFLG_REGm>imm m im nmm=oTZCLR_BITSINT#_INTCBC#_CBCOST #_OSTDCAEVT1 #_DCAEVT1DCAEVT2 #_DCAEVT2DCBEVT1 #_DCBEVT1DCBEVT2 #_DCBEVT2rsvd1#_rsvd1CBCPULSE#_CBCPULSE5 n=o Bo ncoMoGooTZCLR_REG all#_all bit# n_bit5ooperator =o___as__9TZCLR_REGFRC9TZCLR_REGo>coo o coooopTZCTL2_BITSTZAU #_TZAUTZAD #_TZADTZBU#_TZBUTZBD#_TZBDrsvd1#_rsvd1ETZE#_ETZE5poperator =p___as__11TZCTL2_BITSFRC11TZCTL2_BITSp>op p opppnqTZCTL2_REG all#_all bit#o_bit5mqoperator =~q___as__10TZCTL2_REGFRC10TZCTL2_REGxq>pnq sq pq~qxq~rTZCTLDCA_BITSDCAEVT1U #_DCAEVT1UDCAEVT1D #_DCAEVT1DDCAEVT2U#_DCAEVT2UDCAEVT2D#_DCAEVT2Drsvd1#_rsvd15}roperator =r___as__13TZCTLDCA_BITSFRC13TZCTLDCA_BITSr>q~r r qrrrsTZCTLDCA_REG all#_all bit#q_bit5soperator =/s___as__12TZCTLDCA_REGFRC12TZCTLDCA_REG)s>rs $s rEs/s)s/tTZCTLDCB_BITSDCBEVT1U #_DCBEVT1UDCBEVT1D #_DCBEVT1DDCBEVT2U#_DCBEVT2UDCBEVT2D#_DCBEVT2Drsvd1#_rsvd15.toperator =?t___as__13TZCTLDCB_BITSFRC13TZCTLDCB_BITS9t>Es/t 4t EsUt?t9ttTZCTLDCB_REG all#_all bit#Es_bit5toperator =t___as__12TZCTLDCB_REGFRC12TZCTLDCB_REGt>Utt t UttttuTZCTL_BITSTZA#_TZATZB #_TZBDCAEVT1 #_DCAEVT1DCAEVT2#_DCAEVT2DCBEVT1#_DCBEVT1DCBEVT2#_DCBEVT2rsvd1#_rsvd15uoperator =v___as__10TZCTL_BITSFRC10TZCTL_BITSv>tu u tvvvvTZCTL_REG all#_all bit#t_bit5voperator =v___as__9TZCTL_REGFRC9TZCTL_REGv>vv v vvvvwTZDCSEL_BITSDCAEVT1 #_DCAEVT1DCAEVT2 #_DCAEVT2DCBEVT1#_DCBEVT1DCBEVT2#_DCBEVT2rsvd1#_rsvd15woperator =w___as__12TZDCSEL_BITSFRC12TZDCSEL_BITSw>vw w vwww0xTZDCSEL_REG all#_all bit#v_bit5/xoperator =@x___as__11TZDCSEL_REGFRC11TZDCSEL_REG:x>w0x 5x wVx@x:xryTZEINT_BITSrsvd1#_rsvd1CBC#_CBCOST #_OSTDCAEVT1 #_DCAEVT1DCAEVT2 #_DCAEVT2DCBEVT1 #_DCBEVT1DCBEVT2 #_DCBEVT2rsvd2 #_rsvd25qyoperator =y___as__11TZEINT_BITSFRC11TZEINT_BITS|y>Vxry wy Vxyy|y zTZEINT_REG all#_all bit#Vx_bit5 zoperator =z___as__10TZEINT_REGFRC10TZEINT_REGz>y z z y3zzzH{TZFLG_BITSINT#_INTCBC#_CBCOST #_OSTDCAEVT1 #_DCAEVT1DCAEVT2 #_DCAEVT2DCBEVT1 #_DCBEVT1DCBEVT2 #_DCBEVT2rsvd1 #_rsvd15G{operator =X{___as__10TZFLG_BITSFRC10TZFLG_BITSR{>3zH{ M{ 3zn{X{R{{TZFLG_REG all#_all bit#3z_bit5{operator ={___as__9TZFLG_REGFRC9TZFLG_REG{>n{{ { n{|{{}TZFRC_BITSrsvd1#_rsvd1CBC#_CBCOST #_OSTDCAEVT1 #_DCAEVT1DCAEVT2 #_DCAEVT2DCBEVT1 #_DCBEVT1DCBEVT2 #_DCBEVT2rsvd2 #_rsvd25}operator =-}___as__10TZFRC_BITSFRC10TZFRC_BITS'}>|} "} |C}-}'}}TZFRC_REG all#_all bit#|_bit5}operator =}___as__9TZFRC_REGFRC9TZFRC_REG}>C}} } C}}}}TZOSTCLR_BITSOST1#_OST1OST2#_OST2OST3 #_OST3OST4 #_OST4OST5 #_OST5OST6 #_OST6DCAEVT1 #_DCAEVT1DCBEVT1#_DCBEVT1rsvd1#_rsvd15operator =___as__13TZOSTCLR_BITSFRC13TZOSTCLR_BITS>}  }-TZOSTCLR_REG all#_all bit#}_bit5operator =___as__12TZOSTCLR_REGFRC12TZOSTCLR_REG>-  -TZOSTFLG_BITSOST1#_OST1OST2#_OST2OST3 #_OST3OST4 #_OST4OST5 #_OST5OST6 #_OST6DCAEVT1 #_DCAEVT1DCBEVT1#_DCBEVT1rsvd1#_rsvd15operator = ___as__13TZOSTFLG_BITSFRC13TZOSTFLG_BITS>  " TZOSTFLG_REG all#_all bit#_bit5operator =___as__12TZOSTFLG_REGFRC12TZOSTFLG_REG>"  "ÁTZSEL_BITSCBC1#_CBC1CBC2#_CBC2CBC3 #_CBC3CBC4 #_CBC4CBC5 #_CBC5CBC6 #_CBC6DCAEVT2 #_DCAEVT2DCBEVT2#_DCBEVT2OSHT1#_OSHT1OSHT2#_OSHT2OSHT3#_OSHT3OSHT4#_OSHT4OSHT5#_OSHT5OSHT6#_OSHT6DCAEVT1#_DCAEVT1DCBEVT1#_DCBEVT15operator =___as__10TZSEL_BITSFRC10TZSEL_BITS>Á  Á.TZSEL_REG all#_all bit#Á_bit5-operator =>___as__9TZSEL_REGFRC9TZSEL_REG8>. 3 T>8yVCAPCTL_BITSVCAPE#_VCAPEVCAPSTART#_VCAPSTARTTRIGSEL #_TRIGSELrsvd1 #_rsvd1VDELAYDIV#_VDELAYDIVEDGEFILTDLYSEL#_EDGEFILTDLYSELrsvd2#_rsvd25xoperator =___as__12VCAPCTL_BITSFRC12VCAPCTL_BITS>Ty ~ TVCAPCTL_REG all#_all bit#T_bit5operator ='___as__11VCAPCTL_REGFRC11VCAPCTL_REG!>  ='!LVCNTCFG_BITSSTARTEDGE #_STARTEDGErsvd1 #_rsvd1STARTEDGESTS#_STARTEDGESTSSTOPEDGE#_STOPEDGErsvd2#_rsvd2STOPEDGESTS#_STOPEDGESTS5Koperator =\___as__12VCNTCFG_BITSFRC12VCNTCFG_BITSV>=L Q =r\VVCNTCFG_REG all#_all bit#=_bit5operator =___as__11VCNTCFG_REGFRC11VCNTCFG_REG>r  r,:HVd  r  '&?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cppeD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated90"tempSensor_tempSlope_tempSensor_tempSlope92"tempSensor_tempOffset_tempSensor_tempOffset94"tempSensor_scaleFactor_tempSensor_scaleFactorint16float32?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/InitDspTempSensor1:2:_InitDspTempSensorD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cpp#D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cpp5~A1:/GetTemperatureCp::_GetTemperatureCD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cpp7D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cpp<~PsensorSample_sensorSample:PsensorSample_sensorSampleA:/"GetTemperatureK2:p:_GetTemperatureKD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cpp>D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cppC~PsensorSample_sensorSample:PsensorSample_sensorSampleAo:D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/FaultDefine.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9 Fault3_Fault9 OvInstVbat_OvInstVbat9 UvInstVbat_UvInstVbat9 OcInstIbat_OcInstIbat9$ OvVbat_OvVbat9. UvVbat_UvVbat9@ OcIbat_OcIbat9J OvInstVboost_OvInstVboost9T UvInstVboost_UvInstVboost9^ OvVboost_OvVboost9h UvVboost_UvVboost9r OvInstVdab_OvInstVdab9 UvInstVdab_UvInstVdab9 OvVdab_OvVdab9 UvVdab_UvVdab9 OvInstVdc_OvInstVdc9 UvInstVdc_UvInstVdc9 OvVdc_OvVdc9 UvVdc_UvVdc9 OvInstVacGrid_OvInstVacGrid9 UvInstVacGrid_UvInstVacGrid9 OvVgrid_OvVgrid9 UvVgrid_UvVgrid9 OvInstVinv_OvInstVinv9!UvInstVinv_UvInstVinv9 !OvVinv_OvVinv9!UvVinv_UvVinv9!OfVac_OfVac9(!UfVac_UfVac92!OcInstIacGrid_OcInstIacGrid9@!OcIacGrid_OcIacGrid9J!OcInstIuGrid_OcInstIuGrid9T!OcIuGrid_OcIuGrid9^!OcInstIwGrid_OcInstIwGrid9h!OcIwGrid_OcIwGrid9r!OcInstIacInv_OcInstIacInv9!OcIacInv_OcIacInv9!OcInstIuInv_OcInstIuInv9!OcIuInv_OcIuInv9!OcInstIwInv_OcInstIwInv9!OcIwInv_OcIwInv9!OtDcSwBoost_OtDcSwBoost9!OtDcSwLvDab_OtDcSwLvDab9!OtAcSwHvDab_OtAcSwHvDab9!OtAcSwInv_OtAcSwInv9!OtNtc5_OtNtc59!OtNtc6_OtNtc69"FaultLatch_FaultLatchsFault Sw1#_Sw1 Sw2#D_Sw2 Sw3#ߌ_Sw35operator =r___as__6sFaultFRC6sFaultsFaultSet Ratio#_Ratio SetLevel#_SetLevel SetTime#_SetTime SetCnt#_SetCnt ChkCnt#_ChkCnt SetStableCnt#_SetStableCnt StableCnt# _StableCnt5operator =___as__9sFaultSetFRC9sFaultSet֙ ̙֙>̙ љR+ D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp"D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8GPIO_setMasterCore_GPIO_setMasterCoreb8EGPIO_setPinConfig_GPIO_setPinConfigb8GPIO_setDirectionMode_GPIO_setDirectionModebZ8GPIO_setPadConfig_GPIO_setPadConfigbb8GPIO_setQualificationMode_GPIO_setQualificationModeb8;SCI_setConfig_SCI_setConfigbbbb8SCI_clearInterruptStatus_SCI_clearInterruptStatusbb&InitModbusPtr_InitModbusPtr9ModbusASlaveID_ModbusASlaveID9ModbusARxCnt_ModbusARxCnt9ModbusARxOk_ModbusARxOk9ModbusARxErr_ModbusARxErr9ModbusATxReady_ModbusATxReady9ModbusATxCnt_ModbusATxCnt9ModbusATxDataLength_ModbusATxDataLength9ModbusACharTime_ModbusACharTime9ModbusACnt_ModbusACnt9 ModbusAStop_ModbusAStop9 ModbusACharTimeset_ModbusACharTimeset9 ModbusAExceptionCode_ModbusAExceptionCode9 ModbusA_Connection_Check_ModbusA_Connection_Check9 Flag_ModbusA_Data_reset_Flag_ModbusA_Data_reset9ModbusATxWaitCnt_ModbusATxWaitCnt9ModbusAFrmStartFlag_ModbusAFrmStartFlag9ModbusARxMaxFlag_ModbusARxMaxFlag9ModbusARxStop_ModbusARxStop7CRC16_CRC16z;Tsamp_Tsamp9>Char3_5Time_Char3_5Time7bmemsetb_memsetbb;ScicRegs._ScicRegs9@ModbusARxBufd_ModbusARxBuf9@ModbusATxBufd_ModbusATxBuf9@ModbusAPtrT_ModbusAPtrSCICCR_BITSSCICHAR #_SCICHARADDRIDLE_MODE #_ADDRIDLE_MODELOOPBKENA #_LOOPBKENAPARITYENA #_PARITYENAPARITY #_PARITYSTOPBITS#_STOPBITSrsvd1#_rsvd15operator =%___as__11SCICCR_BITSFRC11SCICCR_BITS>  ;%SCICCR_REG all#_all bit#_bit5operator =___as__10SCICCR_REGFRC10SCICCR_REG>;  ;֢SCICTL1_BITSRXENA#_RXENATXENA#_TXENASLEEP #_SLEEPTXWAKE #_TXWAKErsvd1 #_rsvd1SWRESET #_SWRESETRXERRINTENA #_RXERRINTENArsvd2 #_rsvd25operator =___as__12SCICTL1_BITSFRC12SCICTL1_BITS >֢  ֢% SCICTL1_REG all#_all bit#֢_bit5operator =___as__11SCICTL1_REGFRC11SCICTL1_REG>%  %äSCICTL2_BITSTXINTENA#_TXINTENARXBKINTENA#_RXBKINTENArsvd1 #_rsvd1TXEMPTY #_TXEMPTYTXRDY#_TXRDYrsvd2#_rsvd25operator =Υ___as__12SCICTL2_BITSFRC12SCICTL2_BITSȥ>ä å äΥȥ\SCICTL2_REG all#_all bit#ä_bit5[operator =l___as__11SCICTL2_REGFRC11SCICTL2_REGf>\ a lfOSCIFFCT_BITSFFTXDLY#_FFTXDLYrsvd1#_rsvd1CDC#_CDCABDCLR#_ABDCLRABD#_ABD5Noperator =____as__12SCIFFCT_BITSFRC12SCIFFCT_BITSY>O T u_YSCIFFCT_REG all#_all bit#_bit5operator =___as__11SCIFFCT_REGFRC11SCIFFCT_REG>u  u\SCIFFRX_BITSRXFFIL #_RXFFILRXFFIENA #_RXFFIENARXFFINTCLR #_RXFFINTCLRRXFFINT#_RXFFINTRXFFST#_RXFFSTRXFIFORESET#_RXFIFORESETRXFFOVRCLR#_RXFFOVRCLRRXFFOVF#_RXFFOVF5[operator =l___as__12SCIFFRX_BITSFRC12SCIFFRX_BITSf>\ a lfSCIFFRX_REG all#_all bit#_bit5operator = ___as__11SCIFFRX_REGFRC11SCIFFRX_REG>    cSCIFFTX_BITSTXFFIL #_TXFFILTXFFIENA #_TXFFIENATXFFINTCLR #_TXFFINTCLRTXFFINT#_TXFFINTTXFFST#_TXFFSTTXFIFORESET#_TXFIFORESETSCIFFENA#_SCIFFENASCIRST#_SCIRST5boperator =s___as__12SCIFFTX_BITSFRC12SCIFFTX_BITSm> c h smSCIFFTX_REG all#_all bit# _bit5operator =___as__11SCIFFTX_REGFRC11SCIFFTX_REG >  ' SCIHBAUD_BITSBAUD#_BAUDrsvd1#_rsvd15operator =___as__13SCIHBAUD_BITSFRC13SCIHBAUD_BITS>'  'լPSCIHBAUD_REG all#_all bit#'_bit5Ooperator =`___as__12SCIHBAUD_REGFRC12SCIHBAUD_REGZ>լP U լv`ZSCILBAUD_BITSBAUD#_BAUDrsvd1#_rsvd15operator =___as__13SCILBAUD_BITSFRC13SCILBAUD_BITS>v  v$SCILBAUD_REG all#_all bit#v_bit5operator =___as__12SCILBAUD_REGFRC12SCILBAUD_REG>$  $ŮSCIPRI_BITSrsvd1 #_rsvd1FREESOFT #_FREESOFTrsvd2#_rsvd2rsvd3#_rsvd35~operator =___as__11SCIPRI_BITSFRC11SCIPRI_BITS>Ů  ŮSCIPRI_REG all#_all bit#Ů_bit5operator =*___as__10SCIPRI_REGFRC10SCIPRI_REG$>  @*$SCIRXBUF_BITSSAR#_SARrsvd1#_rsvd1SCIFFPE#_SCIFFPESCIFFFE#_SCIFFFE5operator =___as__13SCIRXBUF_BITSFRC13SCIRXBUF_BITS>@  @$SCIRXBUF_REG all#_all bit#@_bit5operator =___as__12SCIRXBUF_REGFRC12SCIRXBUF_REG>$  $űOSCIRXEMU_BITSERXDT#_ERXDTrsvd1#_rsvd15Noperator =____as__13SCIRXEMU_BITSFRC13SCIRXEMU_BITSY>űO T űu_YSCIRXEMU_REG all#_all bit#ű_bit5operator =___as__12SCIRXEMU_REGFRC12SCIRXEMU_REG>u  u9SCIRXST_BITSrsvd1#_rsvd1RXWAKE#_RXWAKEPE #_PEOE #_OEFE #_FEBRKDT #_BRKDTRXRDY #_RXRDYRXERROR#_RXERRORrsvd2#_rsvd258operator =I___as__12SCIRXST_BITSFRC12SCIRXST_BITSC>9 > _IC״SCIRXST_REG all#_all bit#_bit5ִoperator =___as__11SCIRXST_REGFRC11SCIRXST_REG>_״ ܴ _SCITXBUF_BITSTXDT#_TXDTrsvd1#_rsvd15operator =___as__13SCITXBUF_BITSFRC13SCITXBUF_BITS>  &SCITXBUF_REG all#_all bit#_bit5%operator =6___as__12SCITXBUF_REGFRC12SCITXBUF_REG0>& + L60SCI_REGS SCICCR#;_SCICCR SCICTL1#%_SCICTL1 SCIHBAUD#լ_SCIHBAUD SCILBAUD#$_SCILBAUD SCICTL2#_SCICTL2 SCIRXST#__SCIRXST SCIRXEMU#u_SCIRXEMU SCIRXBUF#$_SCIRXBUF rsvd1#_rsvd1 SCITXBUF# _SCITXBUF SCIFFTX# _SCIFFTX SCIFFRX# _SCIFFRX SCIFFCT# u_SCIFFCT rsvd2# _rsvd2 SCIPRI#_SCIPRI5operator =3___as__8SCI_REGSFRC8SCI_REGS#>L >L<) LI3#<]T IdNrD?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/4ModbusACheckBufferG_ModbusACheckBufferD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppUD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp|:`kk_kk@_ModbusACRC16dž@_memcpyцAF/ModbusAResponse~_ModbusAResponseD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp~@_ModbusA16thResponse@_ModbusA6thResponse@_ModbusA4thResponse@_ModbusA3rdResponse@_ModbusABadResponseA)3ModbusACRC16_ModbusACRC16D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppzPdataLength_dataLengthQRXTXset_RXTXset:`CRC_CRC:`CRC_CRC:VdataLength_dataLength:QRXTXset_RXTXset:PCRC_OK_CRC_OK@_CRC16@_CRC16ՄA,}ModbusA3rdResponse~_ModbusA3rdResponseD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp |:Sj_j:ftemp_address_temp_address:Rtemp_length_temp_length@_ModbusACRC16tA}+ModbusA4thResponse_ModbusA4thResponseD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp!|:ftemp_address_temp_address:Rtemp_length_temp_length:Sj_j@_ModbusACRC16A+ModbusA6thResponse|_ModbusA6thResponseD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp#D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp4~@_ModbusACRC16AA+ModbusA16thResponse|_ModbusA16thResponseD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cpp6D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppJ|:ftemp_address_temp_address:Stemp_length_temp_length:Rj_j@_ModbusACRC16sA{+ModbusABadResponse_ModbusABadResponseD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppLD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppT~@_ModbusACRC16A'2ModbusASerialRange_ModbusASerialRangeD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppVD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppZ~Paddress_address:Paddress_addressA/& D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/ModbusMap.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9&COMM_Operation_StatusD_COMM_Operation_Status9&COMM_Installation_locationD_COMM_Installation_location9&COMM_Standard_version_informationD_COMM_Standard_version_information9&COMM_Identification_numberD_COMM_Identification_number9&COMM_Measured_instantaneous_power_consumption_COMM_Measured_instantaneous_power_consumption9&COMM_Measured_cumulative_power_consumption_HD_COMM_Measured_cumulative_power_consumption_H9&COMM_Measured_cumulative_power_consumption_LD_COMM_Measured_cumulative_power_consumption_L9&COMM_Manufacturer_fault_codeD_COMM_Manufacturer_fault_code9&COMM_Current_limit_settingD_COMM_Current_limit_setting9&COMM_Fault_statusD_COMM_Fault_status9&COMM_Fault_description_COMM_Fault_description9&COMM_Manufacturer_codeD_COMM_Manufacturer_code9&COMM_Business_facility_codeD_COMM_Business_facility_code9&COMM_Product_codeD_COMM_Product_code9&COMM_Production_numberD_COMM_Production_number9&COMM_Production_dateD_COMM_Production_date9&COMM_Power_saving_operation_settingD_COMM_Power_saving_operation_setting9&COMM_Remote_control_settingD_COMM_Remote_control_setting9&COMM_Current_time_settingD_COMM_Current_time_setting9&COMM_Current_date_settingD_COMM_Current_date_setting9&COMM_Power_limit_settingD_COMM_Power_limit_setting9&COMM_Cumulative_operating_time_1D_COMM_Cumulative_operating_time_19&COMM_Cumulative_operating_time_HD_COMM_Cumulative_operating_time_H9&COMM_Cumulative_operating_time_LD_COMM_Cumulative_operating_time_L9&COMM_SetM_property_mapD_COMM_SetM_property_map9&COMM_GetM_property_mapD_COMM_GetM_property_map9&COMM_Status_change_announcement_property_mapD_COMM_Status_change_announcement_property_map9&COMM_Set_property_mapD_COMM_Set_property_map9&COMM_Get_property_mapD_COMM_Get_property_map9&COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_HD_COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_H9&COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_LD_COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_L9&COMM_Dischargeable_capacity_of_vehicle_mounted_battery_2_COMM_Dischargeable_capacity_of_vehicle_mounted_battery_29&COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_HD_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_H9&COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_LD_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_L9&COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_2_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_29&COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_3D_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_39&COMM_Rated_charge_capacity_HD_COMM_Rated_charge_capacity_H9&COMM_Rated_charge_capacity_LD_COMM_Rated_charge_capacity_L9&COMM_Rated_discharge_capacity_HD_COMM_Rated_discharge_capacity_H9&COMM_Rated_discharge_capacity_LD_COMM_Rated_discharge_capacity_L9&COMM_Vehicle_connection_and_charge_able_discharge_able_statusD_COMM_Vehicle_connection_and_charge_able_discharge_able_status9&COMM_Minimum_maximum_charging_electric_energy_HD_COMM_Minimum_maximum_charging_electric_energy_H9&COMM_Minimum_maximum_charging_electric_energy_LD_COMM_Minimum_maximum_charging_electric_energy_L9&COMM_Minimum_maximum_discharging_electric_energy_HD_COMM_Minimum_maximum_discharging_electric_energy_H9&COMM_Minimum_maximum_discharging_electric_energy_LD_COMM_Minimum_maximum_discharging_electric_energy_L9&COMM_Minimum_maximum_charging_current_COMM_Minimum_maximum_charging_current9&COMM_Minimum_maximum_discharging_current_COMM_Minimum_maximum_discharging_current9&COMM_Charger_discharger_typeD_COMM_Charger_discharger_type9&COMM_Vehicle_connection_confirmationD_COMM_Vehicle_connection_confirmation9&COMM_Chargeable_capacity_of_vehicle_mounted_battery_HD_COMM_Chargeable_capacity_of_vehicle_mounted_battery_H9&COMM_Chargeable_capacity_of_vehicle_mounted_battery_LD_COMM_Chargeable_capacity_of_vehicle_mounted_battery_L9&COMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_HD_COMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_H9&COMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_LD_COMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_L9&COMM_Used_capacity_of_vehicle_mounted_battery_1_HD_COMM_Used_capacity_of_vehicle_mounted_battery_1_H9&COMM_Used_capacity_of_vehicle_mounted_battery_1_LD_COMM_Used_capacity_of_vehicle_mounted_battery_1_L9&COMM_Used_capacity_of_vehicle_mounted_battery_2_COMM_Used_capacity_of_vehicle_mounted_battery_29&COMM_Rated_voltage_COMM_Rated_voltage9&COMM_Measured_instantaneous_charging_discharging_electric_energy_H5_COMM_Measured_instantaneous_charging_discharging_electric_energy_H9&COMM_Measured_instantaneous_charging_discharging_electric_energy_L5_COMM_Measured_instantaneous_charging_discharging_electric_energy_L9&COMM_Measured_instantaneous_charging_discharging_current_COMM_Measured_instantaneous_charging_discharging_current9&COMM_Measured_instantaneous_charging_discharging_voltage_COMM_Measured_instantaneous_charging_discharging_voltage9&COMM_Measured_cumulative_amount_of_discharging_electric_energy_HD_COMM_Measured_cumulative_amount_of_discharging_electric_energy_H9&COMM_Measured_cumulative_amount_of_discharging_electric_energy_LD_COMM_Measured_cumulative_amount_of_discharging_electric_energy_L9&COMM_Cumulative_amount_of_discharging_electric_energy_reset_setting_COMM_Cumulative_amount_of_discharging_electric_energy_reset_setting9&COMM_Measured_cumulative_amount_of_charging_electric_energy_HD_COMM_Measured_cumulative_amount_of_charging_electric_energy_H9&COMM_Measured_cumulative_amount_of_charging_electric_energy_LD_COMM_Measured_cumulative_amount_of_charging_electric_energy_L9&COMM_Cumulative_amount_of_charging_electric_energy_reset_settingD_COMM_Cumulative_amount_of_charging_electric_energy_reset_setting9&COMM_Operation_mode_settingD_COMM_Operation_mode_setting9&COMM_System_interconnected_typeD_COMM_System_interconnected_type9&COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_HD_COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_H9&COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_LD_COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_L9&COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_2_COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_29&COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_3D_COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_39&COMM_Vehicle_IDD_COMM_Vehicle_ID9&COMM_Charging_amount_setting_1_HD_COMM_Charging_amount_setting_1_H9&COMM_Charging_amount_setting_1_LD_COMM_Charging_amount_setting_1_L9&COMM_Charging_amount_setting_2_COMM_Charging_amount_setting_29&COMM_Discharging_amount_setting_HD_COMM_Discharging_amount_setting_H9&COMM_Discharging_amount_setting_LD_COMM_Discharging_amount_setting_L9&COMM_Charging_electric_energy_setting_HD_COMM_Charging_electric_energy_setting_H9&COMM_Charging_electric_energy_setting_LD_COMM_Charging_electric_energy_setting_L9&COMM_Discharging_electric_energy_setting_HD_COMM_Discharging_electric_energy_setting_H9&COMM_Discharging_electric_energy_setting_LD_COMM_Discharging_electric_energy_setting_L9&COMM_Charging_current_setting_COMM_Charging_current_setting9&COMM_Discharging_current_setting_COMM_Discharging_current_setting9&COMM_Rated_voltage_Independent_COMM_Rated_voltage_Independent9&COMM_Operation_statusD_COMM_Operation_status9&COMM_Connectrion_stateD_COMM_Connectrion_state9&COMM_SOCD_COMM_SOC9&COMM_Instantaneous_powerD_COMM_Instantaneous_power9&idummy_idummy;PbatAvg_PbatAvg;ModbusAPtrT_ModbusAPtr?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/vModbusATxDataUpdateFG_ModbusATxDataUpdateD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/ModbusMap.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/ModbusMap.cpp~AF/eModbusARxDataUpdateGR_ModbusARxDataUpdateD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/ModbusMap.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/ModbusMap.cpp~AQ D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/NtcLib.cppAD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8NtcTableGen_NtcTableGen "8NtcTableReadTemp_NtcTableReadTemp! "7GetTemperatureC_GetTemperatureC7memsetb_memsetbb9$Tempi_Temp;AdcaResultRegs~_AdcaResultRegs9NtcHeatSink!_NtcHeatSink;Adcb_Adc0ADCPPB1RESULT_BITSPPBRESULT#_PPBRESULTSIGN#_SIGN5/operator =@___as__18ADCPPB1RESULT_BITSFRC18ADCPPB1RESULT_BITS:>0 5 V@:ADCPPB1RESULT_REG all#mT_all bit#_bit5operator =___as__17ADCPPB1RESULT_REGFRC17ADCPPB1RESULT_REG>V  VADCPPB2RESULT_BITSPPBRESULT#_PPBRESULTSIGN#_SIGN5operator =___as__18ADCPPB2RESULT_BITSFRC18ADCPPB2RESULT_BITS>  UADCPPB2RESULT_REG all#mT_all bit#_bit5Toperator =e___as__17ADCPPB2RESULT_REGFRC17ADCPPB2RESULT_REG_>U Z {e_ADCPPB3RESULT_BITSPPBRESULT#_PPBRESULTSIGN#_SIGN5operator =*___as__18ADCPPB3RESULT_BITSFRC18ADCPPB3RESULT_BITS$>{  {@*$ADCPPB3RESULT_REG all#mT_all bit#{_bit5operator =___as__17ADCPPB3RESULT_REGFRC17ADCPPB3RESULT_REG>@  @ADCPPB4RESULT_BITSPPBRESULT#_PPBRESULTSIGN#_SIGN5operator =___as__18ADCPPB4RESULT_BITSFRC18ADCPPB4RESULT_BITS>  ?ADCPPB4RESULT_REG all#mT_all bit#_bit5>operator =O___as__17ADCPPB4RESULT_REGFRC17ADCPPB4RESULT_REGI>? D eOIiADC_RESULT_REGS ADCRESULT0#_ADCRESULT0 ADCRESULT1#_ADCRESULT1 ADCRESULT2#_ADCRESULT2 ADCRESULT3#_ADCRESULT3 ADCRESULT4#_ADCRESULT4 ADCRESULT5#_ADCRESULT5 ADCRESULT6#_ADCRESULT6 ADCRESULT7#_ADCRESULT7 ADCRESULT8#_ADCRESULT8 ADCRESULT9# _ADCRESULT9 ADCRESULT10# _ADCRESULT10 ADCRESULT11# _ADCRESULT11 ADCRESULT12# _ADCRESULT12 ADCRESULT13# _ADCRESULT13 ADCRESULT14#_ADCRESULT14 ADCRESULT15#_ADCRESULT15 ADCPPB1RESULT#V_ADCPPB1RESULT ADCPPB2RESULT#_ADCPPB2RESULT ADCPPB3RESULT#@_ADCPPB3RESULT ADCPPB4RESULT#_ADCPPB4RESULT5hoperator =___as__15ADC_RESULT_REGSFRC15ADC_RESULT_REGSs>ei n>e|< A |bLFbyte0#_byte0byte1#_byte15[unnamed type ___as__Q2_10INT16_BYTE5__Ut1FRCQ2_10INT16_BYTE5__Ut1>b  bFLOAT32_BYTE wd32#_wd32 wdcode#|_wdcode5operator =___as__12FLOAT32_BYTEFRC12FLOAT32_BYTE>  :INT16_BYTE wd16#_wd16 wdcode#b_wdcode59operator =J___as__10INT16_BYTEFRC10INT16_BYTED>: ? `JDSPI_ModeSPI_MODE_SLAVESPI_MODE_MASTERSPI_MODE_SLAVE_ODSPI_MODE_MASTER_ODSPI_Mode`7SPI_TransferProtocolSPI_PROT_POL0PHA0SPI_PROT_POL0PHA1SPI_PROT_POL1PHA0SPI_PROT_POL1PHA1SPI_TransferProtocol?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS{D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Status.cppD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated96"Statusz_Status97"FlagCanBeMasSlvChange_FlagCanBeMasSlvChange98"FlagParaInvBuilup_FlagParaInvBuilup! D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cppUD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8sRampGen::Init_Init__8sRampGenFPfT1f&sRampGen::UpdateSlope_UpdateSlope__8sRampGenFv9@"SystemFault_SystemFault9A"EmergencyStop_EmergencyStop9B"CmdFaultReset_CmdFaultReset9C"FlagCCMode_FlagCCMode9D"FlagCVMode_FlagCVMode9E"FlagFullCharged_FlagFullCharged9F"FlagFullDischarged_FlagFullDischarged9G"FlagRunInv_FlagRunInv9H"FlagRunBoost_FlagRunBoost9I"FlagRunDab_FlagRunDab9J"FlagIbatCtrl_FlagIbatCtrl9K"FlagVbatCtrl_FlagVbatCtrl9L"FlagIdabCtrl_FlagIdabCtrl9M"FlagVdabCtrl_FlagVdabCtrl9N"CmdChargeStart_CmdChargeStart9O"CmdDischargeStart_CmdDischargeStart9P"BatCutOffCurrent_BatCutOffCurrent9Q"SOCVoltageMax_SOCVoltageMax9R"SOCVoltageMin_SOCVoltageMin9S"CmdInvOPset_CmdInvOPset9T"CmdBoostOPset_CmdBoostOPset9U"CmdDabOPset_CmdDabOPset9V"CmdInvStart_CmdInvStart9W"CmdBoostStart_CmdBoostStart9X"CmdDabStart_CmdDabStart9Y"ModeSystem|6_ModeSystem9Z"TestSelect6_TestSelect9["SystemState6_SystemState9\"SystemReady_SystemReady9]"FaultReset_FaultReset9^"FlagInvGating_FlagInvGating9_"FlagInvGatingInput_FlagInvGatingInput9`"FlagBoostGating_FlagBoostGating9a"FlagBoostGatingInput_FlagBoostGatingInput9b"FlagDabGating_FlagDabGating9c"FlagDabGatingInput_FlagDabGatingInput9d"TboostCnt_TboostCnt9e"TdabPhCnt_TdabPhCnt9f"TdabACnt_TdabACnt9g"TdabBCnt_TdabBCnt9h"TdabCCnt_TdabCCnt9i"TdabDCnt_TdabDCnt9j"TinvACnt_TinvACnt9k"TinvBCnt_TinvBCnt;Tsamp_Tsamp;T500ms_T500ms9l"SystemClock_SystemClock9n"Vbat_Vbat9p"VbatFlt_VbatFlt9r"InvVbat_InvVbat9t"VbatIn_VbatIn9v"InvVbatIn_InvVbatIn9x"VbatRef_VbatRef9z"VbatRefSet_VbatRefSet9|"Ibat_Ibat9~"IbatFlt_IbatFlt9"InvIbatFlt_InvIbatFlt9"IbatRef_IbatRef9"IbatRefSet_IbatRefSet9"Vboost_Vboost9"VboostFlt_VboostFlt9"InvVboost_InvVboost9"VboostRef_VboostRef9"VboostRefSet_VboostRefSet9"Vdab_Vdab9"VdabFlt_VdabFlt9"InvVdab_InvVdab9"VdabIn_VdabIn9"InvVdabIn_InvVdabIn9"VdabRef_VdabRef9"VdabRefSet_VdabRefSet9"IdabRef_IdabRef9"IdabRefSet_IdabRefSet9"VdcH_VdcH9"VdcHFlt_VdcHFlt9"VdcL_VdcL9"VdcLFlt_VdcLFlt9"Vdc_Vdc9"VdcFlt_VdcFlt9"InvVdc_InvVdc9"VdcRef_VdcRef9"VdcRefSet_VdcRefSet9"VunGrid_VunGrid9"VunGridFlt_VunGridFlt9"VnwGrid_VnwGrid9"VnwGridFlt_VnwGridFlt9"VacGrid_VacGrid9"VacGridFlt_VacGridFlt9"VdsGrid_VdsGrid9"VqsGrid_VqsGrid9"VdeGrid_VdeGrid9"VdeGridFlt_VdeGridFlt9"VqeGrid_VqeGrid9"VqeGridFlt_VqeGridFlt9"IuGrid_IuGrid9"IuGridFlt_IuGridFlt9"IwGrid_IwGrid9"IwGridFlt_IwGridFlt9"IacGrid_IacGrid9"IacGridFlt_IacGridFlt9"IdsGrid_IdsGrid9"IqsGrid_IqsGrid9"IdeGrid_IdeGrid9"IdeGridFlt_IdeGridFlt9"IqeGrid_IqeGrid9"IqeGridFlt_IqeGridFlt9"VunInv_VunInv9"VunInvFlt_VunInvFlt9"VnwInv_VnwInv9"VnwInvFlt_VnwInvFlt9"VacInv_VacInv9"VacInvFlt_VacInvFlt9"VdsInv_VdsInv9"VqsInv_VqsInv9"VdeInv_VdeInv9"VdeInvFlt_VdeInvFlt9"VqeInv_VqeInv9"VqeInvFlt_VqeInvFlt9"IuInv_IuInv9"IuInvFlt_IuInvFlt9#IwInv_IwInv9#IwInvFlt_IwInvFlt9#IacInv_IacInv9#IacInvFlt_IacInvFlt9#IdsInv_IdsInv9 #IqsInv_IqsInv9 #IdeInv_IdeInv9#IdeInvFlt_IdeInvFlt9#IqeInv_IqeInv9#IqeInvFlt_IqeInvFlt9#InGrid_InGrid9#InInv_InInv9#Izct_Izct9#IzctFlt_IzctFlt9#IuGridExt_IuGridExt9#IuGridExtFlt_IuGridExtFlt9 #IwGridExt_IwGridExt9"#IwGridExtFlt_IwGridExtFlt9$#VbatOut_VbatOut9&#InvVbatOut_InvVbatOut9(#VbatOutComp_VbatOutComp9*#VdeOut_VdeOut9,#VqeOut_VqeOut9.#VdsOut_VdsOut90#VqsOut_VqsOut92#VntcBoost_VntcBoost94#VntcLvDab_VntcLvDab96#VntcHvDab_VntcHvDab98#VntcInv_VntcInv9:#Vntc5_Vntc59<#Vntc6_Vntc69>#GFD_GFD9@#PoutRate_PoutRate9B#PoutMax_PoutMax9D#PbatRate_PbatRate9F#PbatMax_PbatMax9H#VdcMax_VdcMax9J#VdcMin_VdcMin9L#VdcRate_VdcRate9N#VdabMax_VdabMax9P#VdabMin_VdabMin9R#VdabRate_VdabRate9T#VboostRate_VboostRate9V#VboostMin_VboostMin9X#VboostMax_VboostMax9Z#VbatRate_VbatRate9\#VbatMin_VbatMin9^#VbatMax_VbatMax9`#VacRateRms_VacRateRms9b#VacRatePeak_VacRatePeak9d#VacPeakMax_VacPeakMax9f#IbatRate_IbatRate9h#IbatMax_IbatMax9j#IacRateRms_IacRateRms9l#IacRatePeak_IacRatePeak9n#IacMaxRms_IacMaxRms9p#IacMaxPeak_IacMaxPeak9r#FreqRate_FreqRate9t#WeRate_WeRate9v#WeHat_WeHat9x#WeHatExt_WeHatExt9z#Linv_Linv9|#Rinv_Rinv9~#Rdamp_Rdamp9#Cdclink_Cdclink9#Lboost_Lboost9#Cboost_Cboost9#Rboost_Rboost9#Cdab_Cdab9#Ldab_Ldab9#Rdab_Rdab9#TRdabTurnRatio_TRdabTurnRatio9#INV_Wh_T500ms_INV_Wh_T500ms9#Tboost_Tboost9#TdabPh_TdabPh9#TdabA_TdabA9#TdabB_TdabB9#TdabC_TdabC9#TdabD_TdabD9#TinvA_TinvA9#TinvB_TinvB9#FwVer_FwVer9#MagVqeRefSet_MagVqeRefSet9#MagSinRef_MagSinRef9#DelMagVqe_DelMagVqe9#PkwRefSet_PkwRefSet9#ThetaTest_ThetaTest9#FreqSineTest_FreqSineTest9#SinThetaTest_SinThetaTest9#CosThetaTest_CosThetaTest9#SinSquareTest_SinSquareTest9#CosSquareTest_CosSquareTest9#MagVqeRampKI_MagVqeRamp6eSystemModeNormalTest_Mode6eSystemStateStateInitialStateOffsetStateReadyStateRunStateFaultB7eTestSelectNonSelectBoardTestStackTestControllerTest?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS,9InitSystemParameter1~2_InitSystemParameterD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cppD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cpp*t@_Init__8sRampGenFPfT1fr2A}2+;SystemParameterUpdate\11_SystemParameterUpdateD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cpp,D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cpp=v@_UpdateSlope__8sRampGenFv1A1+;FreqSinGen~22_FreqSinGenD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cppMD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cppW|A22I<__sti___13_SystemVar_cpp_b5cfddac-1\1___sti___13_SystemVar_cpp_b5cfddaczA[1 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/TimerLib.cppyD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8=CPUTimer_setEmulationMode_CPUTimer_setEmulationModeb%>%>CPUTimer_EmulationModeCPUTIMER_EMULATIONMODE_STOPAFTERNEXTDECREMENTCPUTIMER_EMULATIONMODE_STOPATZEROCPUTIMER_EMULATIONMODE_RUNFREECPUTimer_EmulationMode=?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUSc D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cED:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8/ASCI_setConfig_SCI_setConfigbbbb8jASCI_enableInterrupt_SCI_enableInterruptbb8ASCI_disableInterrupt_SCI_disableInterruptbb8AInterrupt_enable_Interrupt_enableb8ASysCtl_delay_SysCtl_delayb8DBSCI_clearInterruptStatus_SCI_clearInterruptStatusbb9ҘezDSP_Version_SCI_ezDSP_Version_SCI9ӘezDSP_uRead16BPossible_ezDSP_uRead16BPossible9ԘezDSP_uRead8BPossible_ezDSP_uRead8BPossible9՘ezDSP_b32bitAddress-_ezDSP_b32bitAddress9֘ezDSP_uCPU_ezDSP_uCPU9טezDSP_uOnChipFlash_ezDSP_uOnChipFlash9ؘezDSP_uBRKDTCount_ezDSP_uBRKDTCount9٘ezDSP_uFECount_ezDSP_uFECount9ژezDSP_uOECount_ezDSP_uOECount9ۘezDSP_uPECount_ezDSP_uPECount9ܘezDSP_uWrongISRCount_ezDSP_uWrongISRCount9ݘezDSP_ucRxD_ezDSP_ucRx9ޘezDSP_uState_ezDSP_uState9ߘezDSP_uData_ezDSP_uData9ezDSP_uChksum_ezDSP_uChksum9ezDSP_uAddrRdCnt_ezDSP_uAddrRdCnt9ezDSP_uDataRdCnt_ezDSP_uDataRdCnt9ezDSP_uBlockSize_ezDSP_uBlockSize9ezDSP_uBlockIndex_ezDSP_uBlockIndex9ezDSP_uChkSumCalculated_ezDSP_uChkSumCalculated9ezDSP_uCommand_ezDSP_uCommand9ezDSP_uISRRxCount_ezDSP_uISRRxCount9ezDSP_uISRTxCount_ezDSP_uISRTxCount9ezDSP_uRxFifoCnt_ezDSP_uRxFifoCnt9ezDSP_uMaxRxFifoCnt_ezDSP_uMaxRxFifoCnt9ezDSP_uTxFifoCnt_ezDSP_uTxFifoCnt9ezDSP_uMaxTxFifoCnt_ezDSP_uMaxTxFifoCnt9ezDSP_uTxFifoFullCnt_ezDSP_uTxFifoFullCnt9ezDSP_ulData_ezDSP_ulData9ezDSP_ulAddr_ezDSP_ulAddr&__eallow___eallow&__edis___edis9ezDSP_ullData_ezDSP_ullDatarHSCI_ParityTypeSCI_CONFIG_PAR_NONESCI_CONFIG_PAR_EVEN`SCI_CONFIG_PAR_ODD SCI_ParityTypeHISCI_RxFIFOLevelSCI_FIFO_RX0SCI_FIFO_RX1SCI_FIFO_RX2SCI_FIFO_RX3SCI_FIFO_RX4SCI_FIFO_RX5SCI_FIFO_RX6SCI_FIFO_RX7SCI_FIFO_RX8SCI_FIFO_RX9 SCI_FIFO_RX10 SCI_FIFO_RX11 SCI_FIFO_RX12 SCI_FIFO_RX13 SCI_FIFO_RX14SCI_FIFO_RX15SCI_FIFO_RX16SCI_RxFIFOLevelHJSCI_TxFIFOLevelSCI_FIFO_TX0SCI_FIFO_TX1SCI_FIFO_TX2SCI_FIFO_TX3SCI_FIFO_TX4SCI_FIFO_TX5SCI_FIFO_TX6SCI_FIFO_TX7SCI_FIFO_TX8SCI_FIFO_TX9 SCI_FIFO_TX10 SCI_FIFO_TX11 SCI_FIFO_TX12 SCI_FIFO_TX13 SCI_FIFO_TX14SCI_FIFO_TX15SCI_FIFO_TX16SCI_TxFIFOLevelIKSysCtl_LSPCLKPrescalerSYSCTL_LSPCLK_PRESCALE_1SYSCTL_LSPCLK_PRESCALE_2SYSCTL_LSPCLK_PRESCALE_4SYSCTL_LSPCLK_PRESCALE_6SYSCTL_LSPCLK_PRESCALE_8SYSCTL_LSPCLK_PRESCALE_10SYSCTL_LSPCLK_PRESCALE_12SYSCTL_LSPCLK_PRESCALE_14SysCtl_LSPCLKPrescalerJRSysCtl_PeripheralPCLOCKCRSYSCTL_PERIPH_CLK_CLA1SYSCTL_PERIPH_CLK_DMASYSCTL_PERIPH_CLK_TIMER0SYSCTL_PERIPH_CLK_TIMER1SYSCTL_PERIPH_CLK_TIMER2SYSCTL_PERIPH_CLK_HRPWMSYSCTL_PERIPH_CLK_TBCLKSYNCSYSCTL_PERIPH_CLK_GTBCLKSYNCSYSCTL_PERIPH_CLK_EMIF1SYSCTL_PERIPH_CLK_EMIF2SYSCTL_PERIPH_CLK_EPWM1SYSCTL_PERIPH_CLK_EPWM2SYSCTL_PERIPH_CLK_EPWM3SYSCTL_PERIPH_CLK_EPWM4SYSCTL_PERIPH_CLK_EPWM5SYSCTL_PERIPH_CLK_EPWM6SYSCTL_PERIPH_CLK_EPWM7SYSCTL_PERIPH_CLK_EPWM8SYSCTL_PERIPH_CLK_EPWM9SYSCTL_PERIPH_CLK_EPWM10 SYSCTL_PERIPH_CLK_EPWM11 SYSCTL_PERIPH_CLK_EPWM12 SYSCTL_PERIPH_CLK_ECAP1SYSCTL_PERIPH_CLK_ECAP2SYSCTL_PERIPH_CLK_ECAP3SYSCTL_PERIPH_CLK_ECAP4SYSCTL_PERIPH_CLK_ECAP5SYSCTL_PERIPH_CLK_ECAP6SYSCTL_PERIPH_CLK_EQEP1SYSCTL_PERIPH_CLK_EQEP2SYSCTL_PERIPH_CLK_EQEP3SYSCTL_PERIPH_CLK_SD1SYSCTL_PERIPH_CLK_SD2SYSCTL_PERIPH_CLK_SCIASYSCTL_PERIPH_CLK_SCIBSYSCTL_PERIPH_CLK_SCICSYSCTL_PERIPH_CLK_SCIDSYSCTL_PERIPH_CLK_SPIASYSCTL_PERIPH_CLK_SPIBSYSCTL_PERIPH_CLK_SPICSYSCTL_PERIPH_CLK_I2CA SYSCTL_PERIPH_CLK_I2CB SYSCTL_PERIPH_CLK_CANA SYSCTL_PERIPH_CLK_CANB SYSCTL_PERIPH_CLK_MCBSPA SYSCTL_PERIPH_CLK_MCBSPB SYSCTL_PERIPH_CLK_USBA SYSCTL_PERIPH_CLK_UPPA SYSCTL_PERIPH_CLK_ADCA SYSCTL_PERIPH_CLK_ADCB SYSCTL_PERIPH_CLK_ADCC SYSCTL_PERIPH_CLK_ADCD SYSCTL_PERIPH_CLK_CMPSS1SYSCTL_PERIPH_CLK_CMPSS2SYSCTL_PERIPH_CLK_CMPSS3SYSCTL_PERIPH_CLK_CMPSS4SYSCTL_PERIPH_CLK_CMPSS5SYSCTL_PERIPH_CLK_CMPSS6SYSCTL_PERIPH_CLK_CMPSS7SYSCTL_PERIPH_CLK_CMPSS8SYSCTL_PERIPH_CLK_DACASYSCTL_PERIPH_CLK_DACBSYSCTL_PERIPH_CLK_DACCSysCtl_PeripheralPCLOCKCRL?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/UeasyDSP_AutoBaudR77_easyDSP_AutoBaud__FvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.c@D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.c^~:PbyteDatab_byteDataA7,VeasyDSP_SCI_Init6+7_easyDSP_SCI_InitD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cbD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cDx@_SCI_setConfig6@_SCI_enableInterrupt6@_SCI_disableInterrupt6A*7+WeasyDSP_Boot_SyncQ7R7_easyDSP_Boot_SyncD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cLD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cj~AQ7+GYeasyDSP_SCIBootCPU2+7Q7_easyDSP_SCIBootCPU2__FvD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.c1D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cB~@_SysCtl_delay.7@_SysCtl_delay37@_SysCtl_delay87@_SysCtl_delay=7@_SysCtl_delayN7AP7*T[easy_RXINT_ISR_easy_RXINT_ISRD:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.c}D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cb:TuIndex_uIndex:TuIndex_uIndex:Pu16X_u16X:Py5_y:Py5_y:Py5_y:Ry5_y:Ry5_y:Ry5_y:Ry5_y:Ry5_y:Ry5_y:Ry5_y:Py5_y:Py5_y:Py5_y:Py5_y@ULL$$CMPC@_SCI_clearInterruptStatusAy ../Main_Resource/source/Cpu2DmaSet.cppy)D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS ../Main_Resource/source/Cpu2Main.cppd*D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&CpuInfo_CpuInfo&Device_init_Device_init&Interrupt_initModule_Interrupt_initModule&Interrupt_initVectorTable_Interrupt_initVectorTable&easyDSP_Boot_Sync_easyDSP_Boot_Sync8_SysCtl_delay_SysCtl_delayb8_Interrupt_enable_Interrupt_enableb8_InitTimeSharing_InitTimeSharing&InitCan_InitCan&InitNtcTable_InitNtcTable&RoutineT500us_RoutineT500us&RoutineT1ms_RoutineT1ms&RoutineT2ms_RoutineT2ms&RoutineT10ms_RoutineT10ms&RoutineT100ms_RoutineT100ms&RoutineT500ms_RoutineT500ms&RoutineT1s_RoutineT1s&sTiME_SHARING::Sharing_Sharing__13sTiME_SHARINGFv&RoutineTsamp_RoutineTsamp&ModbusALLCheckBuffer_ModbusALLCheckBuffer9[Cpu2Epwm1IsrCnt_Cpu2Epwm1IsrCnt%__enable_interrupts___enable_interrupts;IPC_Instanceg_IPC_Instance;OS_Time?_OS_TimebIPC_Boot_Pump_Reg_t IPC_BOOTSTS#b_IPC_BOOTSTS IPC_BOOTMODE#b_IPC_BOOTMODE5boperator =b___as__19IPC_Boot_Pump_Reg_tFRC19IPC_Boot_Pump_Reg_tb>bb bIPC_Boot_Pump_Reg_tb>bcWd \dIPC_Flag_Ctr_Reg_tc>gddje oeIPC_GetBuffer_td ze deetegIPC_Instance_t" IPC_Flag_Ctr_Reg#d_IPC_Flag_Ctr_Reg IPC_SendCmd_Reg#rl_IPC_SendCmd_Reg IPC_RecvCmd_Reg#*k_IPC_RecvCmd_Reg IPC_Boot_Pump_Reg#b_IPC_Boot_Pump_Reg IPC_IntNum#P_IPC_IntNum IPC_MsgRam_LtoR#b_IPC_MsgRam_LtoR IPC_MsgRam_RtoL#b_IPC_MsgRam_RtoL IPC_Offset_Corr#b_IPC_Offset_Corr IPC_PutBuffer#i_IPC_PutBuffer IPC_GetBuffer# e_IPC_GetBuffer5goperator =g___as__14IPC_Instance_tFRC14IPC_Instance_tg>eg gIPC_Instance_te>gggDg eggghIPC_Message_t command#b_command address#b_address dataw1#b_dataw1 dataw2#b_dataw25hoperator =h___as__13IPC_Message_tFRC13IPC_Message_thIPC_Message_tgh hhh>gh h g ihhiIPC_PutBuffer_t Buffer#h_Buffer PutWriteIndex#Wk_PutWriteIndex GetReadIndex#Wk_GetReadIndex5ioperator =i___as__15IPC_PutBuffer_tFRC15IPC_PutBuffer_tiIPC_PutBuffer_t i i> ii i ijiikIPC_RecvCmd_Reg_t IPC_RECVCOM#b_IPC_RECVCOM IPC_RECVADDR#b_IPC_RECVADDR IPC_RECVDATA#b_IPC_RECVDATA IPC_LOCALREPLY#b_IPC_LOCALREPLY5koperator =@k___as__17IPC_RecvCmd_Reg_tFRC17IPC_RecvCmd_Reg_t:kIPC_RecvCmd_Reg_tj>k< k %k>j0k 5k jVk@k:kPlIPC_SendCmd_Reg_t IPC_SENDCOM#b_IPC_SENDCOM IPC_SENDADDR#b_IPC_SENDADDR IPC_SENDDATA#b_IPC_SENDDATA IPC_REMOTEREPLY#b_IPC_REMOTEREPLY5Oloperator =l___as__17IPC_SendCmd_Reg_tFRC17IPC_SendCmd_Reg_tlIPC_SendCmd_Reg_tVk>PlVkxl }l VkllllIPC_Type_tIPC_CPU1_L_CPU2_RIPC_CPU2_L_CPU1_RIPC_TOTAL_NUMIPC_Type_tlmA?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS)pmain:1;_main../Main_Resource/source/Cpu2Main.cpp../Main_Resource/source/Cpu2Main.cppj~@_CpuInfo:@_Device_init:@_Interrupt_initModule:@_Interrupt_initVectorTable:@_easyDSP_Boot_Sync:@_SysCtl_delay:@_Interrupt_enable:@_InitTimeSharing:@_InitCan:@_InitNtcTable:@_RoutineT1s:@_RoutineT500ms;@_RoutineT100ms ;@_RoutineT10ms;@_RoutineT2ms;@_RoutineT1ms ;@_RoutineT500us+;.\qCpu2EIpc1IsrF_Cpu2EIpc1Isr__Fv../Main_Resource/source/Cpu2Main.cppn../Main_Resource/source/Cpu2Main.cppf@_Sharing__13sTiME_SHARINGFv$@_RoutineTsamp&@_ModbusALLCheckBuffer(AE ../Main_Resource/source/RoutineT100ms.cppW,D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&ModbusARxDataUpdate_ModbusARxDataUpdate&ModbusATxDataUpdate_ModbusATxDataUpdate&NtcRead_NtcRead?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/uRoutineT100msRY_RoutineT100ms../Main_Resource/source/RoutineT100ms.cpp ../Main_Resource/source/RoutineT100ms.cpp~@_ModbusARxDataUpdateR@_ModbusATxDataUpdateT@_NtcReadVAX ../Main_Resource/source/RoutineT10ms.cpp,D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/xRoutineT10mskl_RoutineT10ms../Main_Resource/source/RoutineT10ms.cpp../Main_Resource/source/RoutineT10ms.cpp~Ak ../Main_Resource/source/RoutineT1ms.cpp-D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/{RoutineT1mslm_RoutineT1ms../Main_Resource/source/RoutineT1ms.cpp../Main_Resource/source/RoutineT1ms.cpp~Al ../Main_Resource/source/RoutineT2ms.cppg-D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/ ~RoutineT2msmn_RoutineT2ms../Main_Resource/source/RoutineT2ms.cpp../Main_Resource/source/RoutineT2ms.cpp~Am ../Main_Resource/source/RoutineT500ms.cpp-D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&RmsAvgCal_RmsAvgCal?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/TRoutineT500ms]`_RoutineT500ms../Main_Resource/source/RoutineT500ms.cpp../Main_Resource/source/RoutineT500ms.cpp~@_RmsAvgCal]A_/فRoutineT1s`a_RoutineT1s../Main_Resource/source/RoutineT500ms.cpp../Main_Resource/source/RoutineT500ms.cpp~A`H ../Main_Resource/source/RoutineT500us.cpp,.D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&ModbusALLResponse_ModbusALLResponse?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/%RoutineT500useh_RoutineT500us../Main_Resource/source/RoutineT500us.cpp ../Main_Resource/source/RoutineT500us.cpp~@_ModbusALLResponseeAg+ ../Main_Resource/source/RoutineTsamp.cpp.D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&RmsAvgSum_RmsAvgSum?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/TRoutineTsamphk_RoutineTsamp../Main_Resource/source/RoutineTsamp.cpp../Main_Resource/source/RoutineTsamp.cpp~@_RmsAvgSumhAjD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_CodeStartBranch.asm.D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedD$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_CodeStartBranch.asm:81:95$D$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_CodeStartBranch.asm:97:108$==KD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_DBGIER.asmv/D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedEY$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_DBGIER.asm:54:60$==A=ND:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_usDelay.asm/D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedE$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_usDelay.asm:94:109$Y]A\  D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cb0D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8ʍFlash_initModule_Flash_initModulebbb;RamfuncsLoadStartb_RamfuncsLoadStart;RamfuncsLoadSizeb_RamfuncsLoadSize;RamfuncsRunStartb_RamfuncsRunStart;FPUmathTablesRunStartb_FPUmathTablesRunStart;FPUmathTablesLoadStartb_FPUmathTablesLoadStart;FPUmathTablesLoadSizeb_FPUmathTablesLoadSize9LExample_Resultb_Example_Result9NExample_PassCountb_Example_PassCount9PExample_Failb_Example_Fail&__eallow___eallow&__edis___edisGPIO_PortGPIO_PORT_AGPIO_PORT_BGPIO_PORT_CGPIO_PORT_DGPIO_PORT_EGPIO_PORT_FGPIO_Port>5 ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/Device_init4I4_Device_initD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cDD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c|@_memcpy,4@_memcpy64@_Flash_initModule?4@_Device_enableAllPeripheralsA4AH4/Device_enableAllPeripheralsP34_Device_enableAllPeripheralsD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c~A4,`Device_initGPIO23P3_Device_initGPIOD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c ~@_Device_enableUnbondedGPIOPullupsM3AO3+EDevice_enableUnbondedGPIOPullupsFor176Pin22_Device_enableUnbondedGPIOPullupsFor176PinD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c"~A2+*Device_enableUnbondedGPIOPullupsFor100Pin23_Device_enableUnbondedGPIOPullupsFor100PinD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c6D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c@~A3+NDevice_enableUnbondedGPIOPullups323_Device_enableUnbondedGPIOPullupsD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cHD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cd~:PpinCountb_pinCountA.3@_Device_enableUnbondedGPIOPullupsFor100Pin/3A13+__error__22___error__D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c~\filename_filenamePline_lineA2+ؘExample_setResultPass22_Example_setResultPassD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c~A2+Example_setResultFail22_Example_setResultFailD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c~A2 Example_done22_Example_doneD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.c~U D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/adc.c2D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisADC_PPBNumberADC_PPB_NUMBER1ADC_PPB_NUMBER2ADC_PPB_NUMBER3ADC_PPB_NUMBER4ADC_PPBNumberT__int32_tint32_tś?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/asysctl.cD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c3D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8SysCtl_delay_SysCtl_delayb CAN_MsgObjTypeCAN_MSG_OBJ_TYPE_TXCAN_MSG_OBJ_TYPE_TX_REMOTECAN_MSG_OBJ_TYPE_RXCAN_MSG_OBJ_TYPE_RXTX_REMOTECAN_MsgObjType>b5 : b>bK P?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/ CAN_initModule++_CAN_initModuleD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c0D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cS|Pbase_base:Vbaseb_base@_SysCtl_delay+A+/CAN_setBitRate))_CAN_setBitRateD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c[D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.czPbase_basexclock_clockvbitRate_bitRate\bitTime_bitTime:Tbaseb_base:ebitRateb_bitRate:\bitTimeb_bitTime:\brpb_brp:`tPhaseb_tPhase:PphaseSeg2b_phaseSeg2:`tSeg1b_tSeg1:btSeg2b_tSeg2:Psjwb_sjw@_CAN_setBitTiming)A)/CAN_setBitTiming{))_CAN_setBitTimingD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c|Pbase_base\prescaler_prescaler^prescalerExtension_prescalerExtension{tSeg1_tSeg1ztSeg2_tSeg2ysjw_sjw:`baseb_base:Qprescalerb_prescaler:^prescalerExtensionb_prescalerExtension:StSeg1b_tSeg1:RtSeg2b_tSeg2:bsjwb_sjw:fsavedInitb_savedInit:TbitRegb_bitRegA)/FCAN_clearInterruptStatus, ,_CAN_clearInterruptStatusD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c~Pbase_base|intClr_intClr:\baseb_base:`intClrb_intClrA,A,,CAN_setupMessageObject({)_CAN_setupMessageObjectD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.ctPbase_baserobjID_objIDpmsgID_msgID\frame_frame^msgType_msgTypenmsgIDMask_msgIDMasklflags_flagskmsgLen_msgLen:`baseb_base:XobjIDb_objID:ZmsgIDb_msgID:\frame k_frame:msgType _msgType:emsgIDMaskb_msgIDMask:|flagsb_flags:~msgLenb_msgLen:^maskRegb_maskReg:TarbRegb_arbReg:bmsgCtrlb_msgCtrlAz)+VCAN_sendMessage+H+_CAN_sendMessageD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c|Pbase_basezobjID_objID^msgLen_msgLen\msgData_msgData:\msgCtrlb_msgCtrl:bidxb_idx:`baseb_base:PobjIDb_objID:^msgLenb_msgLen:Rsizeb_size:`dataRegb_dataRegAG++CAN_sendMessage_16bit*+_CAN_sendMessage_16bitD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cJ|Pbase_basezobjID_objID^msgLen_msgLen\msgData_msgData:\msgCtrlb_msgCtrl:RmsgCtrlb_msgCtrl:`baseb_base:PobjIDb_objID:^msgLenb_msgLen:bmsgData?_msgData:`dataRegb_dataRegA++CAN_sendMessage_32bitJ**_CAN_sendMessage_32bitD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cRD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cvPbase_basetobjID_objID^msgLen_msgLen\msgData_msgData:\msgCtrlb_msgCtrl:VmsgCtrlb_msgCtrl:Ridxb_idx:\baseb_base:PobjIDb_objID:SmsgLenb_msgLen:XmsgDataU_msgData:\dataRegb_dataRegA*+CAN_sendMessage_updateDLC)J*_CAN_sendMessage_updateDLCD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c zPbase_basexobjID_objID^msgLen_msgLen\msgData_msgData:\msgCtrlb_msgCtrl:ZmsgCtrlb_msgCtrl:Tidxb_idx:`baseb_base:PobjIDb_objID:^msgLenb_msgLen:esizeb_size:`dataRegb_dataRegAI*+CAN_sendRemoteRequestMessage))_CAN_sendRemoteRequestMessageD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD~Pbase_base|objID_objID:\baseb_base:PobjIDb_objIDA)'vCAN_readMessageH+~+D_CAN_readMessageD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cLD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c~Pbase_base|objID_objID\msgData_msgData:bidxb_idx:^baseb_base:PobjIDb_objID:PmsgCtrlb_msgCtrl:Rsizeb_size:^dataRegb_dataRegA}+'RCAN_readMessageWithID~++D_CAN_readMessageWithIDD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cvPbase_basetobjID_objID\frameType_frameType^msgID_msgIDrmsgData_msgData:Xbaseb_base:`objIDb_objID:VframeType7k_frameType:ZmsgIDE_msgID:\msgData _msgData:`status-_status@_CAN_readMessage+A++CAN_transferMessage((_CAN_transferMessageD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c|Pbase_base\interface_interfacezobjID_objID^directionD_direction:^baseb_base:\interfaceb_interface:`objIDb_objID:Pdirection-_direction:RcmdMaskRegb_cmdMaskRegA(+CAN_clearMessage+,_CAN_clearMessageD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c~Pbase_base|objID_objID:\baseb_base:`objIDb_objIDA,+FCAN_disableMessageObject++_CAN_disableMessageObjectD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c5~Pbase_base|objID_objID:\baseb_base:`objIDb_objIDA++iCAN_disableAllMessageObjects++_CAN_disableAllMessageObjectsD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c=D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.c_|Pbase_base:\objIDb_objID:bbaseb_baseA+3  D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cla.c8D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisCLA_TaskNumberCLA_TASK_1CLA_TASK_2CLA_TASK_3CLA_TASK_4CLA_TASK_5CLA_TASK_6CLA_TASK_7CLA_TASK_8CLA_TaskNumberCLA_TriggerCLA_TRIGGER_SOFTWARECLA_TRIGGER_ADCA1CLA_TRIGGER_ADCA2CLA_TRIGGER_ADCA3CLA_TRIGGER_ADCA4CLA_TRIGGER_ADCAEVTCLA_TRIGGER_ADCB1CLA_TRIGGER_ADCB2CLA_TRIGGER_ADCB3CLA_TRIGGER_ADCB4 CLA_TRIGGER_ADCBEVT CLA_TRIGGER_ADCC1 CLA_TRIGGER_ADCC2 CLA_TRIGGER_ADCC3 CLA_TRIGGER_ADCC4CLA_TRIGGER_ADCCEVTCLA_TRIGGER_ADCD1CLA_TRIGGER_ADCD2CLA_TRIGGER_ADCD3CLA_TRIGGER_ADCD4CLA_TRIGGER_ADCDEVTCLA_TRIGGER_XINT1CLA_TRIGGER_XINT2CLA_TRIGGER_XINT3CLA_TRIGGER_XINT4 CLA_TRIGGER_XINT5!CLA_TRIGGER_EPWM1INT$CLA_TRIGGER_EPWM2INT%CLA_TRIGGER_EPWM3INT&CLA_TRIGGER_EPWM4INT'CLA_TRIGGER_EPWM5INT(CLA_TRIGGER_EPWM6INT)CLA_TRIGGER_EPWM7INT*CLA_TRIGGER_EPWM8INT+CLA_TRIGGER_EPWM9INT,CLA_TRIGGER_EPWM10INT-CLA_TRIGGER_EPWM11INT.CLA_TRIGGER_EPWM12INT/CLA_TRIGGER_TINT0DCLA_TRIGGER_TINT1ECLA_TRIGGER_TINT2FCLA_TRIGGER_MXINTAGCLA_TRIGGER_MRINTAHCLA_TRIGGER_MXINTBICLA_TRIGGER_MRINTBJCLA_TRIGGER_ECAP1INTKCLA_TRIGGER_ECAP2INTLCLA_TRIGGER_ECAP3INTMCLA_TRIGGER_ECAP4INTNCLA_TRIGGER_ECAP5INTOCLA_TRIGGER_ECAP6INTPCLA_TRIGGER_EQEP1INTSCLA_TRIGGER_EQEP2INTTCLA_TRIGGER_EQEP3INTUCLA_TRIGGER_SDFM1INT_CLA_TRIGGER_SDFM2INT`CLA_TRIGGER_UPP1INTkCLA_TRIGGER_SPITXAINTmCLA_TRIGGER_SPIRXAINTnCLA_TRIGGER_SPITXBINToCLA_TRIGGER_SPIRXBINTpCLA_TRIGGER_SPITXCINTqCLA_TRIGGER_SPIRXCINTrCLA_TRIGGER_CLB1INTCLA_TRIGGER_CLB2INTCLA_TRIGGER_CLB3INTCLA_TRIGGER_CLB4INTCLA_Trigger?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/clb.cp8D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisCLB_CountersCLB_CTR0CLB_CTR1CLB_CTR2CLB_Counters?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cmpss.c.9D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edis?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cputimer.c9D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dac.c:D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisfloat32_t?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dcsm.c:D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisDCSM_CSMPasswordKey csmKey0#b_csmKey0 csmKey1#b_csmKey1 csmKey2#b_csmKey2 csmKey3#b_csmKey35operator =7___as__19DCSM_CSMPasswordKeyFRC19DCSM_CSMPasswordKey> DCSM_CSMPasswordKey> ">'- M7DCSM_EXEOnlyStatusDCSM_PROTECTEDDCSM_UNPROTECTEDDCSM_INCORRECT_ZONEDCSM_EXEOnlyStatusM0DCSM_MemoryStatusDCSM_MEMORY_INACCESSIBLEDCSM_MEMORY_ZONE1DCSM_MEMORY_ZONE2DCSM_MEMORY_FULL_ACCESSDCSM_MemoryStatusDCSM_RAMModuleDCSM_RAMLS0DCSM_RAMLS1DCSM_RAMLS2DCSM_RAMLS3DCSM_RAMLS4DCSM_RAMLS5DCSM_RAMD0DCSM_RAMD1DCSM_CLADCSM_RAMModuleHDCSM_SectorDCSM_SECTOR_ADCSM_SECTOR_BDCSM_SECTOR_CDCSM_SECTOR_DDCSM_SECTOR_EDCSM_SECTOR_FDCSM_SECTOR_GDCSM_SECTOR_HDCSM_SECTOR_IDCSM_SECTOR_J DCSM_SECTOR_K DCSM_SECTOR_L DCSM_SECTOR_M DCSM_SECTOR_N DCSM_Sector1DCSM_SemaphoreZoneDCSM_FLSEM_ZONE1DCSM_FLSEM_ZONE2DCSM_SemaphoreZone?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS  D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dma.cB;D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisDMA_TriggerDMA_TRIGGER_SOFTWAREDMA_TRIGGER_ADCA1DMA_TRIGGER_ADCA2DMA_TRIGGER_ADCA3DMA_TRIGGER_ADCA4DMA_TRIGGER_ADCAEVTDMA_TRIGGER_ADCB1DMA_TRIGGER_ADCB2DMA_TRIGGER_ADCB3DMA_TRIGGER_ADCB4 DMA_TRIGGER_ADCBEVT DMA_TRIGGER_ADCC1 DMA_TRIGGER_ADCC2 DMA_TRIGGER_ADCC3 DMA_TRIGGER_ADCC4DMA_TRIGGER_ADCCEVTDMA_TRIGGER_ADCD1DMA_TRIGGER_ADCD2DMA_TRIGGER_ADCD3DMA_TRIGGER_ADCD4DMA_TRIGGER_ADCDEVTDMA_TRIGGER_XINT1DMA_TRIGGER_XINT2DMA_TRIGGER_XINT3DMA_TRIGGER_XINT4 DMA_TRIGGER_XINT5!DMA_TRIGGER_EPWM1SOCA$DMA_TRIGGER_EPWM1SOCB%DMA_TRIGGER_EPWM2SOCA&DMA_TRIGGER_EPWM2SOCB'DMA_TRIGGER_EPWM3SOCA(DMA_TRIGGER_EPWM3SOCB)DMA_TRIGGER_EPWM4SOCA*DMA_TRIGGER_EPWM4SOCB+DMA_TRIGGER_EPWM5SOCA,DMA_TRIGGER_EPWM5SOCB-DMA_TRIGGER_EPWM6SOCA.DMA_TRIGGER_EPWM6SOCB/DMA_TRIGGER_EPWM7SOCA0DMA_TRIGGER_EPWM7SOCB1DMA_TRIGGER_EPWM8SOCA2DMA_TRIGGER_EPWM8SOCB3DMA_TRIGGER_EPWM9SOCA4DMA_TRIGGER_EPWM9SOCB5DMA_TRIGGER_EPWM10SOCA6DMA_TRIGGER_EPWM10SOCB7DMA_TRIGGER_EPWM11SOCA8DMA_TRIGGER_EPWM11SOCB9DMA_TRIGGER_EPWM12SOCA:DMA_TRIGGER_EPWM12SOCB;DMA_TRIGGER_TINT0DDMA_TRIGGER_TINT1EDMA_TRIGGER_TINT2FDMA_TRIGGER_MCBSPAMXEVTGDMA_TRIGGER_MCBSPAMREVTHDMA_TRIGGER_MCBSPBMXEVTIDMA_TRIGGER_MCBSPBMREVTJDMA_TRIGGER_SDFM1FLT1_DMA_TRIGGER_SDFM1FLT2`DMA_TRIGGER_SDFM1FLT3aDMA_TRIGGER_SDFM1FLT4bDMA_TRIGGER_SDFM2FLT1cDMA_TRIGGER_SDFM2FLT2dDMA_TRIGGER_SDFM2FLT3eDMA_TRIGGER_SDFM2FLT4fDMA_TRIGGER_SPIATXmDMA_TRIGGER_SPIARXnDMA_TRIGGER_SPIBTXoDMA_TRIGGER_SPIBRXpDMA_TRIGGER_SPICTXqDMA_TRIGGER_SPICRXrDMA_TRIGGER_CLB1INTDMA_TRIGGER_CLB2INTDMA_TRIGGER_CLB3INTDMA_TRIGGER_CLB4INTDMA_Trigger__int16_tint16_t?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/ecap.c;D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedECAP_EmulationModeECAP_EMULATION_STOPECAP_EMULATION_RUN_TO_ZEROECAP_EMULATION_FREE_RUNECAP_EmulationMode?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/emif.cD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated  D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/epwm.c!<D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisJEPWM_ActionQualifierOutputEPWM_AQ_OUTPUT_NO_CHANGEEPWM_AQ_OUTPUT_LOWEPWM_AQ_OUTPUT_HIGHEPWM_AQ_OUTPUT_TOGGLEEPWM_ActionQualifierOutputEPWM_ActionQualifierOutputEventEPWM_AQ_OUTPUT_ON_TIMEBASE_ZEROEPWM_AQ_OUTPUT_ON_TIMEBASE_PERIODEPWM_AQ_OUTPUT_ON_TIMEBASE_UP_CMPAEPWM_AQ_OUTPUT_ON_TIMEBASE_DOWN_CMPAEPWM_AQ_OUTPUT_ON_TIMEBASE_UP_CMPBEPWM_AQ_OUTPUT_ON_TIMEBASE_DOWN_CMPB EPWM_AQ_OUTPUT_ON_T1_COUNT_UPEPWM_AQ_OUTPUT_ON_T1_COUNT_DOWNEPWM_AQ_OUTPUT_ON_T2_COUNT_UPEPWM_AQ_OUTPUT_ON_T2_COUNT_DOWNEPWM_ActionQualifierOutputEventkhEPWM_ActionQualifierOutputModuleEPWM_AQ_OUTPUT_AEPWM_AQ_OUTPUT_BEPWM_ActionQualifierOutputModuleeEPWM_ClockDividerEPWM_CLOCK_DIVIDER_1EPWM_CLOCK_DIVIDER_2EPWM_CLOCK_DIVIDER_4EPWM_CLOCK_DIVIDER_8EPWM_CLOCK_DIVIDER_16EPWM_CLOCK_DIVIDER_32EPWM_CLOCK_DIVIDER_64EPWM_CLOCK_DIVIDER_128EPWM_ClockDividerEPWM_CounterCompareLoadModeEPWM_COMP_LOAD_ON_CNTR_ZEROEPWM_COMP_LOAD_ON_CNTR_PERIODEPWM_COMP_LOAD_ON_CNTR_ZERO_PERIODEPWM_COMP_LOAD_FREEZEEPWM_COMP_LOAD_ON_SYNC_CNTR_ZEROEPWM_COMP_LOAD_ON_SYNC_CNTR_PERIODEPWM_COMP_LOAD_ON_SYNC_CNTR_ZERO_PERIODEPWM_COMP_LOAD_ON_SYNC_ONLYEPWM_CounterCompareLoadMode}REPWM_CounterCompareModuleEPWM_COUNTER_COMPARE_AEPWM_COUNTER_COMPARE_BEPWM_COUNTER_COMPARE_CEPWM_COUNTER_COMPARE_DEPWM_CounterCompareModuleEPWM_EmulationModeEPWM_EMULATION_STOP_AFTER_NEXT_TBEPWM_EMULATION_STOP_AFTER_FULL_CYCLEEPWM_EMULATION_FREE_RUNEPWM_EmulationModerEPWM_HSClockDividerEPWM_HSCLOCK_DIVIDER_1EPWM_HSCLOCK_DIVIDER_2EPWM_HSCLOCK_DIVIDER_4EPWM_HSCLOCK_DIVIDER_6EPWM_HSCLOCK_DIVIDER_8EPWM_HSCLOCK_DIVIDER_10EPWM_HSCLOCK_DIVIDER_12EPWM_HSCLOCK_DIVIDER_14EPWM_HSClockDivider EPWM_SignalParams freqInHz#D_freqInHz dutyValA#D_dutyValA dutyValB#D_dutyValB invertSignalB#-_invertSignalB sysClkInHz#D_sysClkInHz epwmClkDiv# _epwmClkDiv tbCtrMode# \_tbCtrMode tbClkDiv# e_tbClkDiv tbHSClkDiv# _tbHSClkDiv5operator =___as__17EPWM_SignalParamsFRC17EPWM_SignalParams>  EPWM_SignalParams >  \EPWM_TimeBaseCountModeEPWM_COUNTER_MODE_UPEPWM_COUNTER_MODE_DOWNEPWM_COUNTER_MODE_UP_DOWNEPWM_COUNTER_MODE_STOP_FREEZEEPWM_TimeBaseCountModeSysCtl_EPWMCLKDividerSYSCTL_EPWMCLK_DIV_1SYSCTL_EPWMCLK_DIV_2SysCtl_EPWMCLKDividery?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/eqep.c3=D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUSe D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.c=D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edistFlash_BankNumberFLASH_BANKFlash_BankNumberOFlash_BankPowerModeFLASH_BANK_PWR_SLEEPFLASH_BANK_PWR_STANDBYFLASH_BANK_PWR_ACTIVEFlash_BankPowerModeRFlash_PumpPowerModeFLASH_PUMP_PWR_SLEEPFLASH_PUMP_PWR_ACTIVEFlash_PumpPowerMode?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/Flash_initModuleˆ_Flash_initModuleD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.c:D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.cp~PctrlBase_ctrlBase|eccBase_eccBase\waitstates_waitstates:^ctrlBaseb_ctrlBase:`eccBaseb_eccBase:\waitstatesb_waitstatesA/Flash_powerDownˆ_Flash_powerDownD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.c{D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.c~PctrlBase_ctrlBase:\ctrlBaseb_ctrlBaseA/Flash_wakeFromLPM_Flash_wakeFromLPMD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.c~PctrlBase_ctrlBase:\ctrlBaseb_ctrlBaseA D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/gpio.c>D:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edisGPIO_AnalogModeGPIO_ANALOG_DISABLEDGPIO_ANALOG_ENABLEDGPIO_AnalogModeGPIO_ExternalIntNumGPIO_INT_XINT1GPIO_INT_XINT2GPIO_INT_XINT3GPIO_INT_XINT4GPIO_INT_XINT5GPIO_ExternalIntNumyXBAR_InputNumXBAR_INPUT1XBAR_INPUT2XBAR_INPUT3XBAR_INPUT4XBAR_INPUT5XBAR_INPUT6XBAR_INPUT7XBAR_INPUT8XBAR_INPUT9XBAR_INPUT10 XBAR_INPUT11 XBAR_INPUT12 XBAR_INPUT13 XBAR_INPUT14 XBAR_InputNum0 IPC_MessageQueue_t0><  0 h ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS ! D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/mcbsp.cCD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments IncorporatedBMcBSP_ClockParams clockSRGSyncFlag#-_clockSRGSyncFlag clockSRGDivider#b_clockSRGDivider clockSourceTx#{/_clockSourceTx clockSourceRx#!_clockSourceRx clockRxSRGSource#'-_clockRxSRGSource clockTxSRGSource#-_clockTxSRGSource clockMCLKXPolarity#/_clockMCLKXPolarity clockMCLKRPolarity#!_clockMCLKRPolarity5Aoperator =z___as__17McBSP_ClockParamsFRC17McBSP_ClockParamsL>B GMcBSP_ClockParams>Rj o zLMcBSP_ClockStopModeMCBSP_CLOCK_MCBSP_MODEMCBSP_CLOCK_SPI_MODE_NO_DELAYMCBSP_CLOCK_SPI_MODE_DELAYMcBSP_ClockStopModeMcBSP_CompandingModeMCBSP_COMPANDING_NONEMCBSP_COMPANDING_NONE_LSB_FIRSTMCBSP_COMPANDING_U_LAW_SETMCBSP_COMPANDING_A_LAW_SETMcBSP_CompandingModezMcBSP_DataBitsPerWordMCBSP_BITS_PER_WORD_8MCBSP_BITS_PER_WORD_12 MCBSP_BITS_PER_WORD_16@MCBSP_BITS_PER_WORD_20`MCBSP_BITS_PER_WORD_24MCBSP_BITS_PER_WORD_32McBSP_DataBitsPerWord>zMcBSP_DataDelayBitsMCBSP_DATA_DELAY_BIT_0MCBSP_DATA_DELAY_BIT_1MCBSP_DATA_DELAY_BIT_2McBSP_DataDelayBitslMcBSP_DataPhaseFrameMCBSP_PHASE_ONE_FRAMEMCBSP_PHASE_TWO_FRAMEMcBSP_DataPhaseFrame >lMcBSP_MultichannelPartitionMCBSP_MULTICHANNEL_TWO_PARTITIONMCBSP_MULTICHANNEL_EIGHT_PARTITIONMcBSP_MultichannelPartition> McBSP_PartitionBlockMCBSP_PARTITION_BLOCK_0MCBSP_PARTITION_BLOCK_1MCBSP_PARTITION_BLOCK_2MCBSP_PARTITION_BLOCK_3MCBSP_PARTITION_BLOCK_4MCBSP_PARTITION_BLOCK_5MCBSP_PARTITION_BLOCK_6MCBSP_PARTITION_BLOCK_7McBSP_PartitionBlock)> 0  McBSP_RxChannelModeMCBSP_ALL_RX_CHANNELS_ENABLEDMCBSP_RX_CHANNEL_SELECTION_ENABLEDMcBSP_RxChannelMode: !McBSP_RxClockPolarityMCBSP_RX_POLARITY_FALLING_EDGEMCBSP_RX_POLARITY_RISING_EDGEMcBSP_RxClockPolarity !McBSP_RxClockSourceMCBSP_EXTERNAL_RX_CLOCK_SOURCEMCBSP_INTERNAL_RX_CLOCK_SOURCEMcBSP_RxClockSource.!#McBSP_RxDataParams loopbackModeFlag#-_loopbackModeFlag twoPhaseModeFlag#-_twoPhaseModeFlag phase1FrameLength#b_phase1FrameLength phase2FrameLength#b_phase2FrameLength clockStopMode#_clockStopMode phase1WordLength#z_phase1WordLength phase2WordLength#z_phase2WordLength compandingMode#_compandingMode dataDelayBits#_dataDelayBits signExtMode# )_signExtMode interruptMode# '_interruptMode5#operator =$___as__18McBSP_RxDataParamsFRC18McBSP_RxDataParams#>!# #McBSP_RxDataParams!>#$ $ !&$$#$McBSP_RxFrameSyncPolarityMCBSP_RX_FRAME_SYNC_POLARITY_HIGHMCBSP_RX_FRAME_SYNC_POLARITY_LOWMcBSP_RxFrameSyncPolarity&$%McBSP_RxFrameSyncSourceMCBSP_RX_EXTERNAL_FRAME_SYNC_SOURCEMCBSP_RX_INTERNAL_FRAME_SYNC_SOURCEMcBSP_RxFrameSyncSource$&McBSP_RxFsyncParams syncSRGSyncFSRFlag#-_syncSRGSyncFSRFlag syncErrorDetect#-_syncErrorDetect syncClockDivider#b_syncClockDivider syncPulseDivider#b_syncPulseDivider syncSourceRx#%_syncSourceRx syncFSRPolarity#$_syncFSRPolarity5&operator =&___as__19McBSP_RxFsyncParamsFRC19McBSP_RxFsyncParams&>8%& &McBSP_RxFsyncParams8%>&& & 8%&&&'McBSP_RxInterruptSourceMCBSP_RX_ISR_SOURCE_SERIAL_WORDMCBSP_RX_ISR_SOURCE_END_OF_BLOCKMCBSP_RX_ISR_SOURCE_FRAME_SYNC MCBSP_RX_ISR_SOURCE_SYNC_ERROR0McBSP_RxInterruptSource&(McBSP_RxMultichannelParams channelCountRx#b_channelCountRx ptrChannelsListRx# _ptrChannelsListRx multichannelModeRx# _multichannelModeRx partitionRx#_partitionRx5(operator =")___as__26McBSP_RxMultichannelParamsFRC26McBSP_RxMultichannelParams(>'( (McBSP_RxMultichannelParams'>() ) '8)")()McBSP_RxSignExtensionModeMCBSP_RIGHT_JUSTIFY_FILL_ZEROMCBSP_RIGHT_JUSTIFY_FILL_SIGN MCBSP_LEFT_JUSTIFY_FILL_ZER0@McBSP_RxSignExtensionMode8)+McBSP_SPIMasterModeParams loopbackModeFlag#-_loopbackModeFlag clockSRGDivider#b_clockSRGDivider clockStopMode#_clockStopMode wordLength#z_wordLength spiMode#/_spiMode5 +operator =N+___as__25McBSP_SPIMasterModeParamsFRC25McBSP_SPIMasterModeParams+>)+ +McBSP_SPIMasterModeParams)>+>+ C+ )d+N++k,McBSP_SPISlaveModeParams loopbackModeFlag#-_loopbackModeFlag clockStopMode#_clockStopMode wordLength#z_wordLength spiMode#/_spiMode5j,operator =,___as__24McBSP_SPISlaveModeParamsFRC24McBSP_SPISlaveModeParamsu,>d+k, p,McBSP_SPISlaveModeParamsd+>{,, , d+,,u,'-McBSP_SRGRxClockSourceMCBSP_SRG_RX_CLOCK_SOURCE_LSPCLKMCBSP_SRG_RX_CLOCK_SOURCE_MCLKX_PINMcBSP_SRGRxClockSource,>'-D--McBSP_SRGTxClockSourceMCBSP_SRG_TX_CLOCK_SOURCE_LSPCLKMCBSP_SRG_TX_CLOCK_SOURCE_MCLKR_PINMcBSP_SRGTxClockSourceN->--.McBSP_TxChannelModeMCBSP_ALL_TX_CHANNELS_ENABLEDMCBSP_TX_CHANNEL_SELECTION_ENABLEDMCBSP_ENABLE_MASKED_TX_CHANNEL_SELECTIONMCBSP_SYMMERTIC_RX_TX_SELECTIONMcBSP_TxChannelMode-/McBSP_TxClockPolarityMCBSP_TX_POLARITY_RISING_EDGEMCBSP_TX_POLARITY_FALLING_EDGEMcBSP_TxClockPolarity.{/McBSP_TxClockSourceMCBSP_EXTERNAL_TX_CLOCK_SOURCEMCBSP_INTERNAL_TX_CLOCK_SOURCEMcBSP_TxClockSource/1McBSP_TxDataParams loopbackModeFlag#-_loopbackModeFlag twoPhaseModeFlag#-_twoPhaseModeFlag pinDelayEnableFlag#-_pinDelayEnableFlag phase1FrameLength#b_phase1FrameLength phase2FrameLength#b_phase2FrameLength clockStopMode#_clockStopMode phase1WordLength#z_phase1WordLength phase2WordLength#z_phase2WordLength compandingMode#_compandingMode dataDelayBits# _dataDelayBits interruptMode# O6_interruptMode51operator = 2___as__18McBSP_TxDataParamsFRC18McBSP_TxDataParams1>/1 1McBSP_TxDataParams/>11 2 /#2 212McBSP_TxFrameSyncPolarityMCBSP_TX_FRAME_SYNC_POLARITY_HIGHMCBSP_TX_FRAME_SYNC_POLARITY_LOWMcBSP_TxFrameSyncPolarity#23McBSP_TxFrameSyncSourceMCBSP_TX_EXTERNAL_FRAME_SYNC_SOURCEMCBSP_TX_INTERNAL_FRAME_SYNC_SOURCEMcBSP_TxFrameSyncSource24McBSP_TxFsyncParams syncSRGSyncFSRFlag#-_syncSRGSyncFSRFlag syncErrorDetect#-_syncErrorDetect syncClockDivider#b_syncClockDivider syncPulseDivider#b_syncPulseDivider syncSourceTx#3_syncSourceTx syncIntSource#5_syncIntSource syncFSXPolarity#2_syncFSXPolarity54operator =5___as__19McBSP_TxFsyncParamsFRC19McBSP_TxFsyncParams4>534 4McBSP_TxFsyncParams53>44 4 535545McBSP_TxInternalFrameSyncSourceMCBSP_TX_INTERNAL_FRAME_SYNC_DATAMCBSP_TX_INTERNAL_FRAME_SYNC_SRGMcBSP_TxInternalFrameSyncSource5O6McBSP_TxInterruptSourceMCBSP_TX_ISR_SOURCE_TX_READYMCBSP_TX_ISR_SOURCE_END_OF_BLOCKMCBSP_TX_ISR_SOURCE_FRAME_SYNC MCBSP_TX_ISR_SOURCE_SYNC_ERROR0McBSP_TxInterruptSource57McBSP_TxMultichannelParams channelCountTx#b_channelCountTx ptrChannelsListTx# _ptrChannelsListTx multichannelModeTx#._multichannelModeTx partitionTx#_partitionTx57operator =7___as__26McBSP_TxMultichannelParamsFRC26McBSP_TxMultichannelParams7>m67 7McBSP_TxMultichannelParamsm6>77 7 m6777?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS= D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/memcfg.cSDD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edis ;MemCfg_GSRAMMasterSelMEMCFG_GSRAMMASTER_CPU1MEMCFG_GSRAMMASTER_CPU2MemCfg_GSRAMMasterSel:;MemCfg_LSRAMMasterSelMEMCFG_LSRAMMASTER_CPU_ONLYMEMCFG_LSRAMMASTER_CPU_CLA1MemCfg_LSRAMMasterSel';<MemCfg_TestModeMEMCFG_TEST_FUNCTIONALMEMCFG_TEST_WRITE_DATAMEMCFG_TEST_WRITE_ECCMEMCFG_TEST_WRITE_PARITYMemCfg_TestMode;?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS  D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cDD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS/ASCI_setConfig55_SCI_setConfigD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c1D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cY|Pbase_basezlspclkHz_lspclkHzxbaud_baudvconfig_config:\baseb_base:bconfigb_configA5/BSCI_writeCharArray55_SCI_writeCharArrayD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.caD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c~Pbase_base\array_array^length_length:\baseb_base:Plengthb_lengthA5A5/%DSCI_readCharArray656_SCI_readCharArrayD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c~Pbase_base\array_array^length_length:\baseb_base:Plengthb_lengthA&6A46/QESCI_enableInterruptU6o6_SCI_enableInterruptD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c~Pbase_base|intFlags_intFlags:\baseb_base:PintFlagsb_intFlagsAn6+FSCI_disableInterrupto66_SCI_disableInterruptD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c"~Pbase_base|intFlags_intFlags:\baseb_base:PintFlagsb_intFlagsA6+GSCI_getInterruptStatus56U6_SCI_getInterruptStatusD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c*D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cY~Pbase_base:\baseb_baseAT6+HSCI_clearInterruptStatus66_SCI_clearInterruptStatusD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.caD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c{~Pbase_base|intFlags_intFlags:\baseb_base:PintFlagsb_intFlagsA6+ISCI_setBaud56_SCI_setBaudD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c~Pbase_base|lspclkHz_lspclkHzzbaud_baud:\baseb_baseA6+JSCI_setWakeFlag55_SCI_setWakeFlagD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.c~Pbase_base:\baseb_baseA5) D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sdfm.cGD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edis=LSDFM_FilterNumberSDFM_FILTER_1SDFM_FILTER_2SDFM_FILTER_3SDFM_FILTER_4SDFM_FilterNumberKLSDFM_FilterTypeSDFM_FILTER_SINC_FASTSDFM_FILTER_SINC_1SDFM_FILTER_SINC_2 SDFM_FILTER_SINC_30SDFM_FilterTypeUL*MSDFM_OutputDataFormatSDFM_DATA_FORMAT_16_BITSDFM_DATA_FORMAT_32_BITSDFM_OutputDataFormatL?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/spi.cGHD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?QSPI_RxFIFOLevelSPI_FIFO_RXEMPTYSPI_FIFO_RX0SPI_FIFO_RX1SPI_FIFO_RX2SPI_FIFO_RX3SPI_FIFO_RX4SPI_FIFO_RX5SPI_FIFO_RX6SPI_FIFO_RX7SPI_FIFO_RX8SPI_FIFO_RX9 SPI_FIFO_RX10 SPI_FIFO_RX11 SPI_FIFO_RX12 SPI_FIFO_RX13 SPI_FIFO_RX14SPI_FIFO_RX15SPI_FIFO_RX16SPI_FIFO_RXFULLSPI_FIFO_RXDEFAULTSPI_RxFIFOLevelORSPI_TxFIFOLevelSPI_FIFO_TXEMPTYSPI_FIFO_TX0SPI_FIFO_TX1SPI_FIFO_TX2SPI_FIFO_TX3SPI_FIFO_TX4SPI_FIFO_TX5SPI_FIFO_TX6SPI_FIFO_TX7SPI_FIFO_TX8SPI_FIFO_TX9 SPI_FIFO_TX10 SPI_FIFO_TX11 SPI_FIFO_TX12 SPI_FIFO_TX13 SPI_FIFO_TX14SPI_FIFO_TX15SPI_FIFO_TX16SPI_FIFO_TXFULLSPI_TxFIFOLevelUQRSPI_endianessSPI_DATA_LITTLE_ENDIANSPI_DATA_BIG_ENDIANSPI_endianessRSb!Sb?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sysctl.cID:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated8USysCtl_delay_SysCtl_delayb&__eallow___eallow&__edis___edis%__disable_interrupts___disable_interruptsVCPUTimer_ClockSourceCPUTIMER_CLOCK_SOURCE_SYSCPUTIMER_CLOCK_SOURCE_INTOSC1CPUTIMER_CLOCK_SOURCE_INTOSC2CPUTIMER_CLOCK_SOURCE_XTALCPUTIMER_CLOCK_SOURCE_AUXCPUTimer_ClockSourceHVWCPUTimer_PrescalerCPUTIMER_CLOCK_PRESCALER_1CPUTIMER_CLOCK_PRESCALER_2CPUTIMER_CLOCK_PRESCALER_4CPUTIMER_CLOCK_PRESCALER_8CPUTIMER_CLOCK_PRESCALER_16CPUTimer_PrescalerWXSysCtl_DeviceParametricSYSCTL_DEVICE_QUALSYSCTL_DEVICE_PINCOUNTSYSCTL_DEVICE_INSTASPINSYSCTL_DEVICE_FLASHSYSCTL_DEVICE_PARTIDSYSCTL_DEVICE_FAMILYSYSCTL_DEVICE_PARTNOSYSCTL_DEVICE_CLASSIDSysCtl_DeviceParametricW?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/upp.cJD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated[UPP_DMAChannelUPP_DMA_CHANNEL_IUPP_DMA_CHANNEL_QUPP_DMAChannels[\UPP_DMAChannelStatus curAddr#b_curAddr curByteCount#b_curByteCount curLineCount#b_curLineCount5\operator =\___as__20UPP_DMAChannelStatusFRC20UPP_DMAChannelStatus\>[\ \UPP_DMAChannelStatus[ \>\\ [\\\]UPP_DMADescriptor addr#b_addr lineCount#b_lineCount byteCount#b_byteCount lineOffset#b_lineOffset5]operator =^___as__17UPP_DMADescriptorFRC17UPP_DMADescriptor]>\] ]UPP_DMADescriptor\>]] ]>]] \^^]s^UPP_ThresholdSizeUPP_THR_SIZE_64BYTEUPP_THR_SIZE_128BYTEUPP_THR_SIZE_256BYTEUPP_ThresholdSize^?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/usb.cJD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporateduint8_tb -a?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/version.cJD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUS0 D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/xbar.cnKD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__eallow___eallow&__edis___edis@gXBAR_AuxSigNumXBAR_AUXSIG0XBAR_AUXSIG1XBAR_AUXSIG2XBAR_AUXSIG3XBAR_AUXSIG4XBAR_AUXSIG5 XBAR_AUXSIG6 XBAR_AUXSIG7XBAR_AuxSigNumfrXBAR_CLBMuxConfigXBAR_CLB_MUX00_CMPSS1_CTRIPHXBAR_CLB_MUX00_CMPSS1_CTRIPH_OR_LXBAR_CLB_MUX00_ADCAEVT1XBAR_CLB_MUX00_ECAP1_OUTXBAR_CLB_MUX01_CMPSS1_CTRIPLXBAR_CLB_MUX01_INPUTXBAR1XBAR_CLB_MUX01_CLB1_OUT4XBAR_CLB_MUX01_ADCCEVT1XBAR_CLB_MUX02_CMPSS2_CTRIPHXBAR_CLB_MUX02_CMPSS2_CTRIPH_OR_LXBAR_CLB_MUX02_ADCAEVT2XBAR_CLB_MUX02_ECAP2_OUTXBAR_CLB_MUX03_CMPSS2_CTRIPLXBAR_CLB_MUX03_INPUTXBAR2XBAR_CLB_MUX03_CLB1_OUT5XBAR_CLB_MUX03_ADCCEVT2XBAR_CLB_MUX04_CMPSS3_CTRIPHXBAR_CLB_MUX04_CMPSS3_CTRIPH_OR_LXBAR_CLB_MUX04_ADCAEVT3XBAR_CLB_MUX04_ECAP3_OUTXBAR_CLB_MUX05_CMPSS3_CTRIPL XBAR_CLB_MUX05_INPUTXBAR3 XBAR_CLB_MUX05_CLB2_OUT4 XBAR_CLB_MUX05_ADCCEVT3 XBAR_CLB_MUX06_CMPSS4_CTRIPH XBAR_CLB_MUX06_CMPSS4_CTRIPH_OR_L XBAR_CLB_MUX06_ADCAEVT4 XBAR_CLB_MUX06_ECAP4_OUT XBAR_CLB_MUX07_CMPSS4_CTRIPLXBAR_CLB_MUX07_INPUTXBAR4XBAR_CLB_MUX07_CLB2_OUT5XBAR_CLB_MUX07_ADCCEVT4XBAR_CLB_MUX08_CMPSS5_CTRIPHXBAR_CLB_MUX08_CMPSS5_CTRIPH_OR_LXBAR_CLB_MUX08_ADCBEVT1XBAR_CLB_MUX08_ECAP5_OUTXBAR_CLB_MUX09_CMPSS5_CTRIPLXBAR_CLB_MUX09_INPUTXBAR5XBAR_CLB_MUX09_CLB3_OUT4XBAR_CLB_MUX09_ADCDEVT1XBAR_CLB_MUX10_CMPSS6_CTRIPHXBAR_CLB_MUX10_CMPSS6_CTRIPH_OR_LXBAR_CLB_MUX10_ADCBEVT2XBAR_CLB_MUX10_ECAP6_OUTXBAR_CLB_MUX11_CMPSS6_CTRIPLXBAR_CLB_MUX11_INPUTXBAR6XBAR_CLB_MUX11_CLB3_OUT5XBAR_CLB_MUX11_ADCDEVT2XBAR_CLB_MUX12_CMPSS7_CTRIPHXBAR_CLB_MUX12_CMPSS7_CTRIPH_OR_LXBAR_CLB_MUX12_ADCBEVT3XBAR_CLB_MUX13_CMPSS7_CTRIPLXBAR_CLB_MUX13_ADCSOCAXBAR_CLB_MUX13_CLB4_OUT4XBAR_CLB_MUX13_ADCDEVT3XBAR_CLB_MUX14_CMPSS8_CTRIPHXBAR_CLB_MUX14_CMPSS8_CTRIPH_OR_LXBAR_CLB_MUX14_ADCBEVT4XBAR_CLB_MUX14_EXTSYNCOUTXBAR_CLB_MUX15_CMPSS8_CTRIPLXBAR_CLB_MUX15_ADCSOCBXBAR_CLB_MUX15_CLB4_OUT5XBAR_CLB_MUX15_ADCDEVT4XBAR_CLB_MUX16_SD1FLT1_COMPH XBAR_CLB_MUX16_SD1FLT1_COMPH_OR_COMPL XBAR_CLB_MUX17_SD1FLT1_COMPL"XBAR_CLB_MUX18_SD1FLT2_COMPH$XBAR_CLB_MUX18_SD1FLT2_COMPH_OR_COMPL$XBAR_CLB_MUX19_SD1FLT2_COMPL&XBAR_CLB_MUX20_SD1FLT3_COMPH(XBAR_CLB_MUX20_SD1FLT3_COMPH_OR_COMPL(XBAR_CLB_MUX21_SD1FLT3_COMPL*XBAR_CLB_MUX22_SD1FLT4_COMPH,XBAR_CLB_MUX22_SD1FLT4_COMPH_OR_COMPL,XBAR_CLB_MUX23_SD1FLT4_COMPL.XBAR_CLB_MUX24_SD2FLT1_COMPH0XBAR_CLB_MUX24_SD2FLT1_COMPH_OR_COMPL0XBAR_CLB_MUX25_SD2FLT1_COMPL2XBAR_CLB_MUX26_SD2FLT2_COMPH4XBAR_CLB_MUX26_SD2FLT2_COMPH_OR_COMPL4XBAR_CLB_MUX27_SD2FLT2_COMPL6XBAR_CLB_MUX28_SD2FLT3_COMPH8XBAR_CLB_MUX28_SD2FLT3_COMPH_OR_COMPL8XBAR_CLB_MUX29_SD2FLT3_COMPL:XBAR_CLB_MUX30_SD2FLT4_COMPH<XBAR_CLB_MUX30_SD2FLT4_COMPH_OR_COMPL<XBAR_CLB_MUX31_SD2FLT4_COMPL>XBAR_CLBMuxConfigUg=}XBAR_EPWMMuxConfigXBAR_EPWM_MUX00_CMPSS1_CTRIPHXBAR_EPWM_MUX00_CMPSS1_CTRIPH_OR_LXBAR_EPWM_MUX00_ADCAEVT1XBAR_EPWM_MUX00_ECAP1_OUTXBAR_EPWM_MUX01_CMPSS1_CTRIPLXBAR_EPWM_MUX01_INPUTXBAR1XBAR_EPWM_MUX01_CLB1_OUT4XBAR_EPWM_MUX01_ADCCEVT1XBAR_EPWM_MUX02_CMPSS2_CTRIPHXBAR_EPWM_MUX02_CMPSS2_CTRIPH_OR_LXBAR_EPWM_MUX02_ADCAEVT2XBAR_EPWM_MUX02_ECAP2_OUTXBAR_EPWM_MUX03_CMPSS2_CTRIPLXBAR_EPWM_MUX03_INPUTXBAR2XBAR_EPWM_MUX03_CLB1_OUT5XBAR_EPWM_MUX03_ADCCEVT2XBAR_EPWM_MUX04_CMPSS3_CTRIPHXBAR_EPWM_MUX04_CMPSS3_CTRIPH_OR_LXBAR_EPWM_MUX04_ADCAEVT3XBAR_EPWM_MUX04_ECAP3_OUTXBAR_EPWM_MUX05_CMPSS3_CTRIPL XBAR_EPWM_MUX05_INPUTXBAR3 XBAR_EPWM_MUX05_CLB2_OUT4 XBAR_EPWM_MUX05_ADCCEVT3 XBAR_EPWM_MUX06_CMPSS4_CTRIPH XBAR_EPWM_MUX06_CMPSS4_CTRIPH_OR_L XBAR_EPWM_MUX06_ADCAEVT4 XBAR_EPWM_MUX06_ECAP4_OUT XBAR_EPWM_MUX07_CMPSS4_CTRIPLXBAR_EPWM_MUX07_INPUTXBAR4XBAR_EPWM_MUX07_CLB2_OUT5XBAR_EPWM_MUX07_ADCCEVT4XBAR_EPWM_MUX08_CMPSS5_CTRIPHXBAR_EPWM_MUX08_CMPSS5_CTRIPH_OR_LXBAR_EPWM_MUX08_ADCBEVT1XBAR_EPWM_MUX08_ECAP5_OUTXBAR_EPWM_MUX09_CMPSS5_CTRIPLXBAR_EPWM_MUX09_INPUTXBAR5XBAR_EPWM_MUX09_CLB3_OUT4XBAR_EPWM_MUX09_ADCDEVT1XBAR_EPWM_MUX10_CMPSS6_CTRIPHXBAR_EPWM_MUX10_CMPSS6_CTRIPH_OR_LXBAR_EPWM_MUX10_ADCBEVT2XBAR_EPWM_MUX10_ECAP6_OUTXBAR_EPWM_MUX11_CMPSS6_CTRIPLXBAR_EPWM_MUX11_INPUTXBAR6XBAR_EPWM_MUX11_CLB3_OUT5XBAR_EPWM_MUX11_ADCDEVT2XBAR_EPWM_MUX12_CMPSS7_CTRIPHXBAR_EPWM_MUX12_CMPSS7_CTRIPH_OR_LXBAR_EPWM_MUX12_ADCBEVT3XBAR_EPWM_MUX13_CMPSS7_CTRIPLXBAR_EPWM_MUX13_ADCSOCAXBAR_EPWM_MUX13_CLB4_OUT4XBAR_EPWM_MUX13_ADCDEVT3XBAR_EPWM_MUX14_CMPSS8_CTRIPHXBAR_EPWM_MUX14_CMPSS8_CTRIPH_OR_LXBAR_EPWM_MUX14_ADCBEVT4XBAR_EPWM_MUX14_EXTSYNCOUTXBAR_EPWM_MUX15_CMPSS8_CTRIPLXBAR_EPWM_MUX15_ADCSOCBXBAR_EPWM_MUX15_CLB4_OUT5XBAR_EPWM_MUX15_ADCDEVT4XBAR_EPWM_MUX16_SD1FLT1_COMPH XBAR_EPWM_MUX16_SD1FLT1_COMPH_OR_COMPL XBAR_EPWM_MUX17_SD1FLT1_COMPL"XBAR_EPWM_MUX18_SD1FLT2_COMPH$XBAR_EPWM_MUX18_SD1FLT2_COMPH_OR_COMPL$XBAR_EPWM_MUX19_SD1FLT2_COMPL&XBAR_EPWM_MUX20_SD1FLT3_COMPH(XBAR_EPWM_MUX20_SD1FLT3_COMPH_OR_COMPL(XBAR_EPWM_MUX21_SD1FLT3_COMPL*XBAR_EPWM_MUX22_SD1FLT4_COMPH,XBAR_EPWM_MUX22_SD1FLT4_COMPH_OR_COMPL,XBAR_EPWM_MUX23_SD1FLT4_COMPL.XBAR_EPWM_MUX24_SD2FLT1_COMPH0XBAR_EPWM_MUX24_SD2FLT1_COMPH_OR_COMPL0XBAR_EPWM_MUX25_SD2FLT1_COMPL2XBAR_EPWM_MUX26_SD2FLT2_COMPH4XBAR_EPWM_MUX26_SD2FLT2_COMPH_OR_COMPL4XBAR_EPWM_MUX27_SD2FLT2_COMPL6XBAR_EPWM_MUX28_SD2FLT3_COMPH8XBAR_EPWM_MUX28_SD2FLT3_COMPH_OR_COMPL8XBAR_EPWM_MUX29_SD2FLT3_COMPL:XBAR_EPWM_MUX30_SD2FLT4_COMPH<XBAR_EPWM_MUX30_SD2FLT4_COMPH_OR_COMPL<XBAR_EPWM_MUX31_SD2FLT4_COMPL>XBAR_EPWMMuxConfig)rXBAR_InputFlagXBAR_INPUT_FLG_CMPSS1_CTRIPLXBAR_INPUT_FLG_CMPSS1_CTRIPHXBAR_INPUT_FLG_CMPSS2_CTRIPLXBAR_INPUT_FLG_CMPSS2_CTRIPHXBAR_INPUT_FLG_CMPSS3_CTRIPLXBAR_INPUT_FLG_CMPSS3_CTRIPHXBAR_INPUT_FLG_CMPSS4_CTRIPLXBAR_INPUT_FLG_CMPSS4_CTRIPHXBAR_INPUT_FLG_CMPSS5_CTRIPLXBAR_INPUT_FLG_CMPSS5_CTRIPH XBAR_INPUT_FLG_CMPSS6_CTRIPL XBAR_INPUT_FLG_CMPSS6_CTRIPH XBAR_INPUT_FLG_CMPSS7_CTRIPL XBAR_INPUT_FLG_CMPSS7_CTRIPH XBAR_INPUT_FLG_CMPSS8_CTRIPLXBAR_INPUT_FLG_CMPSS8_CTRIPHXBAR_INPUT_FLG_CMPSS1_CTRIPOUTLXBAR_INPUT_FLG_CMPSS1_CTRIPOUTHXBAR_INPUT_FLG_CMPSS2_CTRIPOUTLXBAR_INPUT_FLG_CMPSS2_CTRIPOUTHXBAR_INPUT_FLG_CMPSS3_CTRIPOUTLXBAR_INPUT_FLG_CMPSS3_CTRIPOUTHXBAR_INPUT_FLG_CMPSS4_CTRIPOUTLXBAR_INPUT_FLG_CMPSS4_CTRIPOUTHXBAR_INPUT_FLG_CMPSS5_CTRIPOUTLXBAR_INPUT_FLG_CMPSS5_CTRIPOUTHXBAR_INPUT_FLG_CMPSS6_CTRIPOUTLXBAR_INPUT_FLG_CMPSS6_CTRIPOUTHXBAR_INPUT_FLG_CMPSS7_CTRIPOUTLXBAR_INPUT_FLG_CMPSS7_CTRIPOUTHXBAR_INPUT_FLG_CMPSS8_CTRIPOUTLXBAR_INPUT_FLG_CMPSS8_CTRIPOUTHXBAR_INPUT_FLG_INPUT1XBAR_INPUT_FLG_INPUT2XBAR_INPUT_FLG_INPUT3XBAR_INPUT_FLG_INPUT4XBAR_INPUT_FLG_INPUT5XBAR_INPUT_FLG_INPUT6XBAR_INPUT_FLG_ADCSOCAXBAR_INPUT_FLG_ADCSOCBXBAR_INPUT_FLG_CLB1_OUT4XBAR_INPUT_FLG_CLB1_OUT5 XBAR_INPUT_FLG_CLB2_OUT4 XBAR_INPUT_FLG_CLB2_OUT5 XBAR_INPUT_FLG_CLB3_OUT4 XBAR_INPUT_FLG_CLB3_OUT5 XBAR_INPUT_FLG_CLB4_OUT4XBAR_INPUT_FLG_CLB4_OUT5XBAR_INPUT_FLG_ECAP1_OUTXBAR_INPUT_FLG_ECAP2_OUTXBAR_INPUT_FLG_ECAP3_OUTXBAR_INPUT_FLG_ECAP4_OUTXBAR_INPUT_FLG_ECAP5_OUTXBAR_INPUT_FLG_ECAP6_OUTXBAR_INPUT_FLG_EXTSYNCOUTXBAR_INPUT_FLG_ADCAEVT1XBAR_INPUT_FLG_ADCAEVT2XBAR_INPUT_FLG_ADCAEVT3XBAR_INPUT_FLG_ADCAEVT4XBAR_INPUT_FLG_ADCBEVT1XBAR_INPUT_FLG_ADCBEVT2XBAR_INPUT_FLG_ADCBEVT3XBAR_INPUT_FLG_ADCBEVT4XBAR_INPUT_FLG_ADCCEVT1XBAR_INPUT_FLG_ADCCEVT2XBAR_INPUT_FLG_ADCCEVT3XBAR_INPUT_FLG_ADCCEVT4XBAR_INPUT_FLG_ADCDEVT1XBAR_INPUT_FLG_ADCDEVT2XBAR_INPUT_FLG_ADCDEVT3XBAR_INPUT_FLG_ADCDEVT4XBAR_INPUT_FLG_SD1FLT1_COMPLXBAR_INPUT_FLG_SD1FLT1_COMPHXBAR_INPUT_FLG_SD1FLT2_COMPL XBAR_INPUT_FLG_SD1FLT2_COMPH XBAR_INPUT_FLG_SD1FLT3_COMPL XBAR_INPUT_FLG_SD1FLT3_COMPH XBAR_INPUT_FLG_SD1FLT4_COMPL XBAR_INPUT_FLG_SD1FLT4_COMPHXBAR_INPUT_FLG_SD2FLT1_COMPLXBAR_INPUT_FLG_SD2FLT1_COMPHXBAR_INPUT_FLG_SD2FLT2_COMPLXBAR_INPUT_FLG_SD2FLT2_COMPHXBAR_INPUT_FLG_SD2FLT3_COMPLXBAR_INPUT_FLG_SD2FLT3_COMPHXBAR_INPUT_FLG_SD2FLT4_COMPLXBAR_INPUT_FLG_SD2FLT4_COMPHXBAR_InputFlagV}XBAR_OutputMuxConfigXBAR_OUT_MUX00_CMPSS1_CTRIPOUTHXBAR_OUT_MUX00_CMPSS1_CTRIPOUTH_OR_LXBAR_OUT_MUX00_ADCAEVT1XBAR_OUT_MUX00_ECAP1_OUTXBAR_OUT_MUX01_CMPSS1_CTRIPOUTLXBAR_OUT_MUX01_INPUTXBAR1XBAR_OUT_MUX01_CLB1_OUT4XBAR_OUT_MUX01_ADCCEVT1XBAR_OUT_MUX02_CMPSS2_CTRIPOUTHXBAR_OUT_MUX02_CMPSS2_CTRIPOUTH_OR_LXBAR_OUT_MUX02_ADCAEVT2XBAR_OUT_MUX02_ECAP2_OUTXBAR_OUT_MUX03_CMPSS2_CTRIPOUTLXBAR_OUT_MUX03_INPUTXBAR2XBAR_OUT_MUX03_CLB1_OUT5XBAR_OUT_MUX03_ADCCEVT2XBAR_OUT_MUX04_CMPSS3_CTRIPOUTHXBAR_OUT_MUX04_CMPSS3_CTRIPOUTH_OR_LXBAR_OUT_MUX04_ADCAEVT3XBAR_OUT_MUX04_ECAP3_OUTXBAR_OUT_MUX05_CMPSS3_CTRIPOUTL XBAR_OUT_MUX05_INPUTXBAR3 XBAR_OUT_MUX05_CLB2_OUT4 XBAR_OUT_MUX05_ADCCEVT3 XBAR_OUT_MUX06_CMPSS4_CTRIPOUTH XBAR_OUT_MUX06_CMPSS4_CTRIPOUTH_OR_L XBAR_OUT_MUX06_ADCAEVT4 XBAR_OUT_MUX06_ECAP4_OUT XBAR_OUT_MUX07_CMPSS4_CTRIPOUTLXBAR_OUT_MUX07_INPUTXBAR4XBAR_OUT_MUX07_CLB2_OUT5XBAR_OUT_MUX07_ADCCEVT4XBAR_OUT_MUX08_CMPSS5_CTRIPOUTHXBAR_OUT_MUX08_CMPSS5_CTRIPOUTH_OR_LXBAR_OUT_MUX08_ADCBEVT1XBAR_OUT_MUX08_ECAP5_OUTXBAR_OUT_MUX09_CMPSS5_CTRIPOUTLXBAR_OUT_MUX09_INPUTXBAR5XBAR_OUT_MUX09_CLB3_OUT4XBAR_OUT_MUX09_ADCDEVT1XBAR_OUT_MUX10_CMPSS6_CTRIPOUTHXBAR_OUT_MUX10_CMPSS6_CTRIPOUTH_OR_LXBAR_OUT_MUX10_ADCBEVT2XBAR_OUT_MUX10_ECAP6_OUTXBAR_OUT_MUX11_CMPSS6_CTRIPOUTLXBAR_OUT_MUX11_INPUTXBAR6XBAR_OUT_MUX11_CLB3_OUT5XBAR_OUT_MUX11_ADCDEVT2XBAR_OUT_MUX12_CMPSS7_CTRIPOUTHXBAR_OUT_MUX12_CMPSS7_CTRIPOUTH_OR_LXBAR_OUT_MUX12_ADCBEVT3XBAR_OUT_MUX13_CMPSS7_CTRIPOUTLXBAR_OUT_MUX13_ADCSOCAXBAR_OUT_MUX13_CLB4_OUT4XBAR_OUT_MUX13_ADCDEVT3XBAR_OUT_MUX14_CMPSS8_CTRIPOUTHXBAR_OUT_MUX14_CMPSS8_CTRIPOUTH_OR_LXBAR_OUT_MUX14_ADCBEVT4XBAR_OUT_MUX14_EXTSYNCOUTXBAR_OUT_MUX15_CMPSS8_CTRIPOUTLXBAR_OUT_MUX15_ADCSOCBXBAR_OUT_MUX15_CLB4_OUT5XBAR_OUT_MUX15_ADCDEVT4XBAR_OUT_MUX16_SD1FLT1_COMPH XBAR_OUT_MUX16_SD1FLT1_COMPH_OR_COMPL XBAR_OUT_MUX17_SD1FLT1_COMPL"XBAR_OUT_MUX18_SD1FLT2_COMPH$XBAR_OUT_MUX18_SD1FLT2_COMPH_OR_COMPL$XBAR_OUT_MUX19_SD1FLT2_COMPL&XBAR_OUT_MUX20_SD1FLT3_COMPH(XBAR_OUT_MUX20_SD1FLT3_COMPH_OR_COMPL(XBAR_OUT_MUX21_SD1FLT3_COMPL*XBAR_OUT_MUX22_SD1FLT4_COMPH,XBAR_OUT_MUX22_SD1FLT4_COMPH_OR_COMPL,XBAR_OUT_MUX23_SD1FLT4_COMPL.XBAR_OUT_MUX24_SD2FLT1_COMPH0XBAR_OUT_MUX24_SD2FLT1_COMPH_OR_COMPL0XBAR_OUT_MUX25_SD2FLT1_COMPL2XBAR_OUT_MUX26_SD2FLT2_COMPH4XBAR_OUT_MUX26_SD2FLT2_COMPH_OR_COMPL4XBAR_OUT_MUX27_SD2FLT2_COMPL6XBAR_OUT_MUX28_SD2FLT3_COMPH8XBAR_OUT_MUX28_SD2FLT3_COMPH_OR_COMPL8XBAR_OUT_MUX29_SD2FLT3_COMPL:XBAR_OUT_MUX30_SD2FLT4_COMPH<XBAR_OUT_MUX30_SD2FLT4_COMPH_OR_COMPL<XBAR_OUT_MUX31_SD2FLT4_COMPL>XBAR_OutputMuxConfig`XBAR_OutputNumXBAR_OUTPUT1XBAR_OUTPUT2XBAR_OUTPUT3XBAR_OUTPUT4XBAR_OUTPUT5XBAR_OUTPUT6 XBAR_OUTPUT7 XBAR_OUTPUT8XBAR_OutputNumҒXBAR_TripNumXBAR_TRIP4XBAR_TRIP5XBAR_TRIP7XBAR_TRIP8XBAR_TRIP9XBAR_TRIP10 XBAR_TRIP11 XBAR_TRIP12XBAR_TripNumu?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV?PVCRC?QVSTATUSID:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/f2837xd/headers/source/F2837xD_GlobalVariableDefs.cD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9$FlashPumpSemaphoreRegsO_FlashPumpSemaphoreRegs9RomPrefetchRegs1_RomPrefetchRegs9pDcsmCommonRegs_DcsmCommonRegs9\DacaRegs#_DacaRegs9\DacbRegs#_DacbRegs9 \DaccRegs#_DaccRegs9`pNmiIntruptRegs2_NmiIntruptRegs9 CpuTimer0Regs__CpuTimer0Regs9 CpuTimer1Regs__CpuTimer1Regs9 CpuTimer2Regs__CpuTimer2Regs9Emif1ConfigRegsi _Emif1ConfigRegs9ppXintRegs޵_XintRegs9rSciaRegs._SciaRegs9rScibRegs._ScibRegs9 rScicRegs._ScicRegs90rScidRegs._ScidRegs9aSpiaRegs!_SpiaRegs9aSpibRegs!_SpibRegs9 aSpicRegs!_SpicRegs9 AdcaResultRegs~_AdcaResultRegs9 AdcbResultRegs~_AdcbResultRegs9@ AdccResultRegs~_AdccResultRegs9` AdcdResultRegs~_AdcdResultRegs9yDmaClaSrcSelRegsZ_DmaClaSrcSelRegs9PECap1Regs _ECap1Regs9 PECap2Regs _ECap2Regs9@PECap3Regs _ECap3Regs9`PECap4Regs _ECap4Regs9PECap5Regs _ECap5Regs9PECap6Regs _ECap6Regs9 PieCtrlRegs_PieCtrlRegs9\Cmpss1Regs_Cmpss1Regs9\Cmpss2Regs_Cmpss2Regs9\Cmpss3Regs_Cmpss3Regs9\Cmpss4Regs_Cmpss4Regs9]Cmpss5Regs_Cmpss5Regs9 ]Cmpss6Regs_Cmpss6Regs9@]Cmpss7Regs_Cmpss7Regs9`]Cmpss8Regs_Cmpss8Regs9DcsmZ1Regs_DcsmZ1Regs9@DcsmZ2Regs_DcsmZ2Regs9QEQep1RegsL2_EQep1Regs9@QEQep2RegsL2_EQep2Regs9QEQep3RegsL2_EQep3Regs9sI2caRegsJ_I2caRegs9@sI2cbRegsJ_I2cbRegs9IpcRegs:$_IpcRegs9`McbspaRegs0i_McbspaRegs9@`McbspbRegs0i_McbspbRegs9pEmif1Regs #_Emif1Regs9Flash0EccRegsN_Flash0EccRegs9pWdRegs_WdRegs9AccessProtectionRegs1_AccessProtectionRegs9GpioDataRegs_GpioDataRegs9ClkCfgRegsT_ClkCfgRegs9MemoryErrorRegs]J_MemoryErrorRegs9Cla1RegsO_Cla1Regs90Clb1LogicCfgRegs_Clb1LogicCfgRegs94Clb2LogicCfgRegs_Clb2LogicCfgRegs98Clb3LogicCfgRegs_Clb3LogicCfgRegs9<Clb4LogicCfgRegs_Clb4LogicCfgRegs91Clb1LogicCtrlRegs;_Clb1LogicCtrlRegs95Clb2LogicCtrlRegs;_Clb2LogicCtrlRegs99Clb3LogicCtrlRegs;_Clb3LogicCtrlRegs9=Clb4LogicCtrlRegs;_Clb4LogicCtrlRegs9^Sdfm1Regsb_Sdfm1Regs9^Sdfm2Regsb_Sdfm2Regs9MemCfgRegsN_MemCfgRegs9tAdcaRegs_AdcaRegs9tAdcbRegs_AdcbRegs9uAdccRegs_AdccRegs9uAdcdRegs_AdcdRegs9CpuSysRegs1_CpuSysRegs9DmaRegs_DmaRegs9@EPwm1RegsB_EPwm1Regs9AEPwm2RegsB_EPwm2Regs9BEPwm3RegsB_EPwm3Regs9CEPwm4RegsB_EPwm4Regs9DEPwm5RegsB_EPwm5Regs9EEPwm6RegsB_EPwm6Regs9FEPwm7RegsB_EPwm7Regs9GEPwm8RegsB_EPwm8Regs9HEPwm9RegsB_EPwm9Regs9IEPwm10RegsB_EPwm10Regs9JEPwm11RegsB_EPwm11Regs9KEPwm12RegsB_EPwm12Regs92Clb1DataExchRegsX_Clb1DataExchRegs96Clb2DataExchRegsX_Clb2DataExchRegs9:Clb3DataExchRegsX_Clb3DataExchRegs9>Clb4DataExchRegsX_Clb4DataExchRegs9CanaRegsI_CanaRegs9CanbRegsI_CanbRegs9Flash0CtrlRegslK_Flash0CtrlRegs9 PieVectTable _PieVectTableACCESS_PROTECTION_REGS. NMAVFLG#{m_NMAVFLG NMAVSET#Ur_NMAVSET NMAVCLR#k_NMAVCLR NMAVINTEN#o_NMAVINTEN NMCPURDAVADDR#mT_NMCPURDAVADDR NMCPUWRAVADDR# mT_NMCPUWRAVADDR NMCPUFAVADDR# mT_NMCPUFAVADDR NMDMAWRAVADDR#mT_NMDMAWRAVADDR NMCLA1RDAVADDR#mT_NMCLA1RDAVADDR NMCLA1WRAVADDR#mT_NMCLA1WRAVADDR NMCLA1FAVADDR#mT_NMCLA1FAVADDR rsvd1#_rsvd1 MAVFLG# =_MAVFLG MAVSET#"@_MAVSET MAVCLR#$;_MAVCLR MAVINTEN#&@?_MAVINTEN MCPUFAVADDR#(mT_MCPUFAVADDR MCPUWRAVADDR#*mT_MCPUWRAVADDR MDMAWRAVADDR#,mT_MDMAWRAVADDR5operator =6___as__22ACCESS_PROTECTION_REGSFRC22ACCESS_PROTECTION_REGS&>K !>K<, KL6&AADCBURSTCTL_BITSBURSTTRIGSEL #_BURSTTRIGSELrsvd1#_rsvd1BURSTSIZE#_BURSTSIZErsvd2#_rsvd2BURSTEN#_BURSTEN5@operator =Q___as__16ADCBURSTCTL_BITSFRC16ADCBURSTCTL_BITSK>LA F LgQKADCBURSTCTL_REG all#_all bit#L_bit5operator =___as__15ADCBURSTCTL_REGFRC15ADCBURSTCTL_REG>g  gADCCOUNTER_BITSFREECOUNT #_FREECOUNTrsvd1#_rsvd15operator =___as__15ADCCOUNTER_BITSFRC15ADCCOUNTER_BITS>  ϩPADCCOUNTER_REG all#_all bit#_bit5Ooperator =`___as__14ADCCOUNTER_REGFRC14ADCCOUNTER_REGZ>ϩP U ϩv`ZADCCTL1_BITSrsvd1#_rsvd1INTPULSEPOS #_INTPULSEPOSrsvd2 #_rsvd2ADCPWDNZ#_ADCPWDNZADCBSYCHN#_ADCBSYCHNrsvd3#_rsvd3ADCBSY#_ADCBSYrsvd4#_rsvd45operator =___as__12ADCCTL1_BITSFRC12ADCCTL1_BITS>v  vϫGADCCTL1_REG all#_all bit#v_bit5Foperator =W___as__11ADCCTL1_REGFRC11ADCCTL1_REGQ>ϫG L ϫmWQnADCCTL2_BITSPRESCALE #_PRESCALErsvd1 #_rsvd1RESOLUTION #_RESOLUTIONSIGNALMODE#_SIGNALMODErsvd2#_rsvd2rsvd3#_rsvd35moperator =~___as__12ADCCTL2_BITSFRC12ADCCTL2_BITSx>mn s m~x ADCCTL2_REG all#_all bit#m_bit5 operator =___as__11ADCCTL2_REGFRC11ADCCTL2_REG>   2wADCEVTCLR_BITSPPB1TRIPHI#_PPB1TRIPHIPPB1TRIPLO#_PPB1TRIPLOPPB1ZERO #_PPB1ZEROrsvd1 #_rsvd1PPB2TRIPHI #_PPB2TRIPHIPPB2TRIPLO #_PPB2TRIPLOPPB2ZERO #_PPB2ZEROrsvd2#_rsvd2PPB3TRIPHI#_PPB3TRIPHIPPB3TRIPLO#_PPB3TRIPLOPPB3ZERO#_PPB3ZEROrsvd3#_rsvd3PPB4TRIPHI#_PPB4TRIPHIPPB4TRIPLO#_PPB4TRIPLOPPB4ZERO#_PPB4ZEROrsvd4#_rsvd45voperator =___as__14ADCEVTCLR_BITSFRC14ADCEVTCLR_BITS>2w | 2ADCEVTCLR_REG all#_all bit#2_bit5operator =+___as__13ADCEVTCLR_REGFRC13ADCEVTCLR_REG%>  A+%ADCEVTINTSEL_BITSPPB1TRIPHI#_PPB1TRIPHIPPB1TRIPLO#_PPB1TRIPLOPPB1ZERO #_PPB1ZEROrsvd1 #_rsvd1PPB2TRIPHI #_PPB2TRIPHIPPB2TRIPLO #_PPB2TRIPLOPPB2ZERO #_PPB2ZEROrsvd2#_rsvd2PPB3TRIPHI#_PPB3TRIPHIPPB3TRIPLO#_PPB3TRIPLOPPB3ZERO#_PPB3ZEROrsvd3#_rsvd3PPB4TRIPHI#_PPB4TRIPHIPPB4TRIPLO#_PPB4TRIPLOPPB4ZERO#_PPB4ZEROrsvd4#_rsvd45operator =___as__17ADCEVTINTSEL_BITSFRC17ADCEVTINTSEL_BITS>A  A<ADCEVTINTSEL_REG all#_all bit#A_bit5;operator =L___as__16ADCEVTINTSEL_REGFRC16ADCEVTINTSEL_REGF>< A bLFADCEVTSEL_BITSPPB1TRIPHI#_PPB1TRIPHIPPB1TRIPLO#_PPB1TRIPLOPPB1ZERO #_PPB1ZEROrsvd1 #_rsvd1PPB2TRIPHI #_PPB2TRIPHIPPB2TRIPLO #_PPB2TRIPLOPPB2ZERO #_PPB2ZEROrsvd2#_rsvd2PPB3TRIPHI#_PPB3TRIPHIPPB3TRIPLO#_PPB3TRIPLOPPB3ZERO#_PPB3ZEROrsvd3#_rsvd3PPB4TRIPHI#_PPB4TRIPHIPPB4TRIPLO#_PPB4TRIPLOPPB4ZERO#_PPB4ZEROrsvd4#_rsvd45operator =___as__14ADCEVTSEL_BITSFRC14ADCEVTSEL_BITS>b  bͶKADCEVTSEL_REG all#_all bit#b_bit5Joperator =[___as__13ADCEVTSEL_REGFRC13ADCEVTSEL_REGU>ͶK P Ͷq[UADCEVTSTAT_BITSPPB1TRIPHI#_PPB1TRIPHIPPB1TRIPLO#_PPB1TRIPLOPPB1ZERO #_PPB1ZEROrsvd1 #_rsvd1PPB2TRIPHI #_PPB2TRIPHIPPB2TRIPLO #_PPB2TRIPLOPPB2ZERO #_PPB2ZEROrsvd2#_rsvd2PPB3TRIPHI#_PPB3TRIPHIPPB3TRIPLO#_PPB3TRIPLOPPB3ZERO#_PPB3ZEROrsvd3#_rsvd3PPB4TRIPHI#_PPB4TRIPHIPPB4TRIPLO#_PPB4TRIPLOPPB4ZERO#_PPB4ZEROrsvd4#_rsvd45operator =ɹ___as__15ADCEVTSTAT_BITSFRC15ADCEVTSTAT_BITSù>q  q߹ɹù`ADCEVTSTAT_REG all#_all bit#q_bit5_operator =p___as__14ADCEVTSTAT_REGFRC14ADCEVTSTAT_REGj>߹` e ߹pjtADCINTFLGCLR_BITSADCINT1#_ADCINT1ADCINT2#_ADCINT2ADCINT3 #_ADCINT3ADCINT4 #_ADCINT4rsvd1 #_rsvd15soperator =___as__17ADCINTFLGCLR_BITSFRC17ADCINTFLGCLR_BITS~>t y ~!ADCINTFLGCLR_REG all#_all bit#_bit5 operator =1___as__16ADCINTFLGCLR_REGFRC16ADCINTFLGCLR_REG+>! & G1+,ADCINTFLG_BITSADCINT1#_ADCINT1ADCINT2#_ADCINT2ADCINT3 #_ADCINT3ADCINT4 #_ADCINT4rsvd1 #_rsvd15+operator =<___as__14ADCINTFLG_BITSFRC14ADCINTFLG_BITS6>G, 1 GR<6нADCINTFLG_REG all#_all bit#G_bit5Ͻoperator =___as__13ADCINTFLG_REGFRC13ADCINTFLG_REGڽ>Rн ս RڽADCINTOVFCLR_BITSADCINT1#_ADCINT1ADCINT2#_ADCINT2ADCINT3 #_ADCINT3ADCINT4 #_ADCINT4rsvd1 #_rsvd15operator =___as__17ADCINTOVFCLR_BITSFRC17ADCINTOVFCLR_BITS>   ADCINTOVFCLR_REG all#_all bit#_bit5operator =___as__16ADCINTOVFCLR_REGFRC16ADCINTOVFCLR_REG>   ADCINTOVF_BITSADCINT1#_ADCINT1ADCINT2#_ADCINT2ADCINT3 #_ADCINT3ADCINT4 #_ADCINT4rsvd1 #_rsvd15operator =___as__14ADCINTOVF_BITSFRC14ADCINTOVF_BITS>  @ADCINTOVF_REG all#_all bit#_bit5?operator =P___as__13ADCINTOVF_REGFRC13ADCINTOVF_REGJ>@ E fPJADCINTSEL1N2_BITSINT1SEL #_INT1SELrsvd1 #_rsvd1INT1E #_INT1EINT1CONT #_INT1CONTrsvd2#_rsvd2INT2SEL#_INT2SELrsvd3#_rsvd3INT2E#_INT2EINT2CONT#_INT2CONTrsvd4#_rsvd45operator =___as__17ADCINTSEL1N2_BITSFRC17ADCINTSEL1N2_BITS>f  f}ADCINTSEL1N2_REG all#_all bit#f_bit5|operator =___as__16ADCINTSEL1N2_REGFRC16ADCINTSEL1N2_REG>}   ADCINTSEL3N4_BITSINT3SEL #_INT3SELrsvd1 #_rsvd1INT3E #_INT3EINT3CONT #_INT3CONTrsvd2#_rsvd2INT4SEL#_INT4SELrsvd3#_rsvd3INT4E#_INT4EINT4CONT#_INT4CONTrsvd4#_rsvd45 operator =___as__17ADCINTSEL3N4_BITSFRC17ADCINTSEL3N4_BITS>   3ADCINTSEL3N4_REG all#_all bit#_bit5operator =___as__16ADCINTSEL3N4_REGFRC16ADCINTSEL3N4_REG>3  3ADCINTSOCSEL1_BITSSOC0#_SOC0SOC1 #_SOC1SOC2 #_SOC2SOC3#_SOC3SOC4#_SOC4SOC5#_SOC5SOC6#_SOC6SOC7#_SOC75operator = ___as__18ADCINTSOCSEL1_BITSFRC18ADCINTSOCSEL1_BITS>   ADCINTSOCSEL1_REG all#_all bit#_bit5operator =___as__17ADCINTSOCSEL1_REGFRC17ADCINTSOCSEL1_REG>  ADCINTSOCSEL2_BITSSOC8#_SOC8SOC9 #_SOC9SOC10 #_SOC10SOC11#_SOC11SOC12#_SOC12SOC13#_SOC13SOC14#_SOC14SOC15#_SOC155operator =___as__18ADCINTSOCSEL2_BITSFRC18ADCINTSOCSEL2_BITS>  ADCINTSOCSEL2_REG all#_all bit#_bit5operator =___as__17ADCINTSOCSEL2_REGFRC17ADCINTSOCSEL2_REG>  ^ADCOFFTRIM_BITSOFFTRIM#_OFFTRIMrsvd1#_rsvd15]operator =n___as__15ADCOFFTRIM_BITSFRC15ADCOFFTRIM_BITSh>^ c nhADCOFFTRIM_REG all#_all bit#_bit5operator =___as__14ADCOFFTRIM_REGFRC14ADCOFFTRIM_REG>  +ADCOSDETECT_BITSDETECTCFG #_DETECTCFGrsvd1 #_rsvd15operator =___as__16ADCOSDETECT_BITSFRC16ADCOSDETECT_BITS>+  +pADCOSDETECT_REG all#_all bit#+_bit5ooperator =___as__15ADCOSDETECT_REGFRC15ADCOSDETECT_REGz>p u zSADCPPB1CONFIG_BITSCONFIG #_CONFIGTWOSCOMPEN #_TWOSCOMPENrsvd1 #_rsvd15Roperator =c___as__18ADCPPB1CONFIG_BITSFRC18ADCPPB1CONFIG_BITS]>S X yc]ADCPPB1CONFIG_REG all#_all bit#_bit5operator =___as__17ADCPPB1CONFIG_REGFRC17ADCPPB1CONFIG_REG >y  y) ADCPPB1OFFCAL_BITSOFFCAL #_OFFCALrsvd1#_rsvd15operator =___as__18ADCPPB1OFFCAL_BITSFRC18ADCPPB1OFFCAL_BITS>)  )tADCPPB1OFFCAL_REG all#_all bit#)_bit5soperator =___as__17ADCPPB1OFFCAL_REGFRC17ADCPPB1OFFCAL_REG~>t y ~6ADCPPB1STAMP_BITSDLYSTAMP #_DLYSTAMPrsvd1#_rsvd155operator =F___as__17ADCPPB1STAMP_BITSFRC17ADCPPB1STAMP_BITS@>6 ; \F@ADCPPB1STAMP_REG all#_all bit#_bit5operator =___as__16ADCPPB1STAMP_REGFRC16ADCPPB1STAMP_REG>\  \ ADCPPB1TRIPHI_BITSLIMITHI#_LIMITHIHSIGN#_HSIGNrsvd1#_rsvd15operator =___as__18ADCPPB1TRIPHI_BITSFRC18ADCPPB1TRIPHI_BITS>   nADCPPB1TRIPHI_REG all#mT_all bit# _bit5moperator =~___as__17ADCPPB1TRIPHI_REGFRC17ADCPPB1TRIPHI_REGx>n s ~xgADCPPB1TRIPLO_BITSLIMITLO#_LIMITLOLSIGN#_LSIGNrsvd1 #_rsvd1REQSTAMP #_REQSTAMP5foperator =w___as__18ADCPPB1TRIPLO_BITSFRC18ADCPPB1TRIPLO_BITSq>g l wqADCPPB1TRIPLO_REG all#mT_all bit#_bit5operator ='___as__17ADCPPB1TRIPLO_REGFRC17ADCPPB1TRIPLO_REG!>  ='!ADCPPB2CONFIG_BITSCONFIG #_CONFIGTWOSCOMPEN #_TWOSCOMPENrsvd1 #_rsvd15operator = ___as__18ADCPPB2CONFIG_BITSFRC18ADCPPB2CONFIG_BITS>=  =  ADCPPB2CONFIG_REG all#_all bit#=_bit5operator =___as__17ADCPPB2CONFIG_REGFRC17ADCPPB2CONFIG_REG>   kADCPPB2OFFCAL_BITSOFFCAL #_OFFCALrsvd1#_rsvd15joperator ={___as__18ADCPPB2OFFCAL_BITSFRC18ADCPPB2OFFCAL_BITSu>k p {uADCPPB2OFFCAL_REG all#_all bit#_bit5operator =+___as__17ADCPPB2OFFCAL_REGFRC17ADCPPB2OFFCAL_REG%>  A+%ADCPPB2STAMP_BITSDLYSTAMP #_DLYSTAMPrsvd1#_rsvd15operator =___as__17ADCPPB2STAMP_BITSFRC17ADCPPB2STAMP_BITS>A  AADCPPB2STAMP_REG all#_all bit#A_bit5operator =___as__16ADCPPB2STAMP_REGFRC16ADCPPB2STAMP_REG>  eADCPPB2TRIPHI_BITSLIMITHI#_LIMITHIHSIGN#_HSIGNrsvd1#_rsvd15doperator =u___as__18ADCPPB2TRIPHI_BITSFRC18ADCPPB2TRIPHI_BITSo>e j uoADCPPB2TRIPHI_REG all#mT_all bit#_bit5operator =%___as__17ADCPPB2TRIPHI_REGFRC17ADCPPB2TRIPHI_REG>  ;%ADCPPB2TRIPLO_BITSLIMITLO#_LIMITLOLSIGN#_LSIGNrsvd1 #_rsvd1REQSTAMP #_REQSTAMP5 operator =___as__18ADCPPB2TRIPLO_BITSFRC18ADCPPB2TRIPLO_BITS>;  ;4ADCPPB2TRIPLO_REG all#mT_all bit#;_bit5operator =___as__17ADCPPB2TRIPLO_REGFRC17ADCPPB2TRIPLO_REG>4  4ADCPPB3CONFIG_BITSCONFIG #_CONFIGTWOSCOMPEN #_TWOSCOMPENrsvd1 #_rsvd15operator =___as__18ADCPPB3CONFIG_BITSFRC18ADCPPB3CONFIG_BITS>  QADCPPB3CONFIG_REG all#_all bit#_bit5Poperator =a___as__17ADCPPB3CONFIG_REGFRC17ADCPPB3CONFIG_REG[>Q V wa[ADCPPB3OFFCAL_BITSOFFCAL #_OFFCALrsvd1#_rsvd15operator ="___as__18ADCPPB3OFFCAL_BITSFRC18ADCPPB3OFFCAL_BITS>w  w8"ADCPPB3OFFCAL_REG all#_all bit#w_bit5operator =___as__17ADCPPB3OFFCAL_REGFRC17ADCPPB3OFFCAL_REG>8  8ADCPPB3STAMP_BITSDLYSTAMP #_DLYSTAMPrsvd1#_rsvd15operator =___as__17ADCPPB3STAMP_BITSFRC17ADCPPB3STAMP_BITS>  1ADCPPB3STAMP_REG all#_all bit#_bit50operator =A___as__16ADCPPB3STAMP_REGFRC16ADCPPB3STAMP_REG;>1 6 WA; ADCPPB3TRIPHI_BITSLIMITHI#_LIMITHIHSIGN#_HSIGNrsvd1#_rsvd15 operator =___as__18ADCPPB3TRIPHI_BITSFRC18ADCPPB3TRIPHI_BITS>W   W2ADCPPB3TRIPHI_REG all#mT_all bit#W_bit5operator =___as__17ADCPPB3TRIPHI_REGFRC17ADCPPB3TRIPHI_REG>2  2ADCPPB3TRIPLO_BITSLIMITLO#_LIMITLOLSIGN#_LSIGNrsvd1 #_rsvd1REQSTAMP #_REQSTAMP5operator =___as__18ADCPPB3TRIPLO_BITSFRC18ADCPPB3TRIPLO_BITS>  eADCPPB3TRIPLO_REG all#mT_all bit#_bit5doperator =u___as__17ADCPPB3TRIPLO_REGFRC17ADCPPB3TRIPLO_REGo>e j uoHADCPPB4CONFIG_BITSCONFIG #_CONFIGTWOSCOMPEN #_TWOSCOMPENrsvd1 #_rsvd15Goperator =X___as__18ADCPPB4CONFIG_BITSFRC18ADCPPB4CONFIG_BITSR>H M nXRADCPPB4CONFIG_REG all#_all bit#_bit5operator =___as__17ADCPPB4CONFIG_REGFRC17ADCPPB4CONFIG_REG>n  nADCPPB4OFFCAL_BITSOFFCAL #_OFFCALrsvd1#_rsvd15operator =___as__18ADCPPB4OFFCAL_BITSFRC18ADCPPB4OFFCAL_BITS>  iADCPPB4OFFCAL_REG all#_all bit#_bit5hoperator =y___as__17ADCPPB4OFFCAL_REGFRC17ADCPPB4OFFCAL_REGs>i n ys+ADCPPB4STAMP_BITSDLYSTAMP #_DLYSTAMPrsvd1#_rsvd15*operator =;___as__17ADCPPB4STAMP_BITSFRC17ADCPPB4STAMP_BITS5>+ 0 Q;5ADCPPB4STAMP_REG all#_all bit#_bit5operator =___as__16ADCPPB4STAMP_REGFRC16ADCPPB4STAMP_REG>Q  QADCPPB4TRIPHI_BITSLIMITHI#_LIMITHIHSIGN#_HSIGNrsvd1#_rsvd15operator =___as__18ADCPPB4TRIPHI_BITSFRC18ADCPPB4TRIPHI_BITS>  cADCPPB4TRIPHI_REG all#mT_all bit#_bit5boperator =s___as__17ADCPPB4TRIPHI_REGFRC17ADCPPB4TRIPHI_REGm>c h sm\ADCPPB4TRIPLO_BITSLIMITLO#_LIMITLOLSIGN#_LSIGNrsvd1 #_rsvd1REQSTAMP #_REQSTAMP5[operator =l___as__18ADCPPB4TRIPLO_BITSFRC18ADCPPB4TRIPLO_BITSf>\ a lf ADCPPB4TRIPLO_REG all#mT_all bit#_bit5 operator =___as__17ADCPPB4TRIPLO_REGFRC17ADCPPB4TRIPLO_REG>   2ADCREV_BITSTYPE#_TYPEREV#_REV5operator =___as__11ADCREV_BITSFRC11ADCREV_BITS>2  2KADCREV_REG all#_all bit#2_bit5Joperator =[___as__10ADCREV_REGFRC10ADCREV_REGU>K P q[UeADCSOC0CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35doperator =u___as__15ADCSOC0CTL_BITSFRC15ADCSOC0CTL_BITSo>qe j quo ADCSOC0CTL_REG all#mT_all bit#q_bit5 operator =___as__14ADCSOC0CTL_REGFRC14ADCSOC0CTL_REG>   2)ADCSOC10CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35(operator =9___as__16ADCSOC10CTL_BITSFRC16ADCSOC10CTL_BITS3>2) . 2O93ADCSOC10CTL_REG all#mT_all bit#2_bit5operator =___as__15ADCSOC10CTL_REGFRC15ADCSOC10CTL_REG>O  OADCSOC11CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__16ADCSOC11CTL_BITSFRC16ADCSOC11CTL_BITS>  ADCSOC11CTL_REG all#mT_all bit#_bit5operator =___as__15ADCSOC11CTL_REGFRC15ADCSOC11CTL_REG>  ADCSOC12CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__16ADCSOC12CTL_BITSFRC16ADCSOC12CTL_BITS>  aADCSOC12CTL_REG all#mT_all bit#_bit5`operator =q___as__15ADCSOC12CTL_REGFRC15ADCSOC12CTL_REGk>a f qk~ADCSOC13CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35}operator =___as__16ADCSOC13CTL_BITSFRC16ADCSOC13CTL_BITS>~  (ADCSOC13CTL_REG all#mT_all bit#_bit5'operator =8___as__15ADCSOC13CTL_REGFRC15ADCSOC13CTL_REG2>( - N82EADCSOC14CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35Doperator =U___as__16ADCSOC14CTL_BITSFRC16ADCSOC14CTL_BITSO>NE J NkUOADCSOC14CTL_REG all#mT_all bit#N_bit5operator =___as__15ADCSOC14CTL_REGFRC15ADCSOC14CTL_REG>k  k ADCSOC15CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35 operator =___as__16ADCSOC15CTL_BITSFRC16ADCSOC15CTL_BITS>   2ADCSOC15CTL_REG all#mT_all bit#_bit5operator =___as__15ADCSOC15CTL_REGFRC15ADCSOC15CTL_REG>2  2ADCSOC1CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__15ADCSOC1CTL_BITSFRC15ADCSOC1CTL_BITS>  wADCSOC1CTL_REG all#mT_all bit#_bit5voperator =___as__14ADCSOC1CTL_REGFRC14ADCSOC1CTL_REG>w | ADCSOC2CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__15ADCSOC2CTL_BITSFRC15ADCSOC2CTL_BITS>  8ADCSOC2CTL_REG all#mT_all bit#_bit57operator =H___as__14ADCSOC2CTL_REGFRC14ADCSOC2CTL_REGB>8 = ^HBRADCSOC3CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35Qoperator =b___as__15ADCSOC3CTL_BITSFRC15ADCSOC3CTL_BITS\>^R W ^xb\ADCSOC3CTL_REG all#mT_all bit#^_bit5operator = ___as__14ADCSOC3CTL_REGFRC14ADCSOC3CTL_REG>x  x ADCSOC4CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =#___as__15ADCSOC4CTL_BITSFRC15ADCSOC4CTL_BITS>  9#ADCSOC4CTL_REG all#mT_all bit#_bit5operator =___as__14ADCSOC4CTL_REGFRC14ADCSOC4CTL_REG>9  9ADCSOC5CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__15ADCSOC5CTL_BITSFRC15ADCSOC5CTL_BITS>  {ADCSOC5CTL_REG all#mT_all bit#_bit5zoperator =___as__14ADCSOC5CTL_REGFRC14ADCSOC5CTL_REG>{  ADCSOC6CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__15ADCSOC6CTL_BITSFRC15ADCSOC6CTL_BITS>  <ADCSOC6CTL_REG all#mT_all bit#_bit5;operator =L___as__14ADCSOC6CTL_REGFRC14ADCSOC6CTL_REGF>< A bLFVADCSOC7CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35Uoperator =f___as__15ADCSOC7CTL_BITSFRC15ADCSOC7CTL_BITS`>bV [ b|f`ADCSOC7CTL_REG all#mT_all bit#b_bit5operator = ___as__14ADCSOC7CTL_REGFRC14ADCSOC7CTL_REG>|  |# ADCSOC8CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator ='___as__15ADCSOC8CTL_BITSFRC15ADCSOC8CTL_BITS!>#  #='!ADCSOC8CTL_REG all#mT_all bit##_bit5operator =___as__14ADCSOC8CTL_REGFRC14ADCSOC8CTL_REG>=  =ADCSOC9CTL_BITSACQPS #_ACQPSrsvd1#_rsvd1CHSEL #mT_CHSELrsvd2 #_rsvd2TRIGSEL#_TRIGSELrsvd3#_rsvd35operator =___as__15ADCSOC9CTL_BITSFRC15ADCSOC9CTL_BITS>  ADCSOC9CTL_REG all#mT_all bit#_bit5~operator =___as__14ADCSOC9CTL_REGFRC14ADCSOC9CTL_REG>  q ADCSOCFLG1_BITSSOC0#_SOC0SOC1#_SOC1SOC2 #_SOC2SOC3 #_SOC3SOC4 #_SOC4SOC5 #_SOC5SOC6 #_SOC6SOC7#_SOC7SOC8#_SOC8SOC9#_SOC9SOC10#_SOC10SOC11#_SOC11SOC12#_SOC12SOC13#_SOC13SOC14#_SOC14SOC15#_SOC155p operator = ___as__15ADCSOCFLG1_BITSFRC15ADCSOCFLG1_BITS{ >q  v    {  ADCSOCFLG1_REG all#_all bit#_bit5 operator =( ___as__14ADCSOCFLG1_REGFRC14ADCSOCFLG1_REG" >     > ( "  ADCSOCFRC1_BITSSOC0#_SOC0SOC1#_SOC1SOC2 #_SOC2SOC3 #_SOC3SOC4 #_SOC4SOC5 #_SOC5SOC6 #_SOC6SOC7#_SOC7SOC8#_SOC8SOC9#_SOC9SOC10#_SOC10SOC11#_SOC11SOC12#_SOC12SOC13#_SOC13SOC14#_SOC14SOC15#_SOC155 operator = ___as__15ADCSOCFRC1_BITSFRC15ADCSOCFRC1_BITS >>     > 0    ADCSOCFRC1_REG all#_all bit#> _bit5 operator = ___as__14ADCSOCFRC1_REGFRC14ADCSOCFRC1_REG >0    0    ADCSOCOVF1_BITSSOC0#_SOC0SOC1#_SOC1SOC2 #_SOC2SOC3 #_SOC3SOC4 #_SOC4SOC5 #_SOC5SOC6 #_SOC6SOC7#_SOC7SOC8#_SOC8SOC9#_SOC9SOC10#_SOC10SOC11#_SOC11SOC12#_SOC12SOC13#_SOC13SOC14#_SOC14SOC15#_SOC155operator =___as__15ADCSOCOVF1_BITSFRC15ADCSOCOVF1_BITS>   JADCSOCOVF1_REG all#_all bit# _bit5Ioperator =Z___as__14ADCSOCOVF1_REGFRC14ADCSOCOVF1_REGT>J O pZTEADCSOCOVFCLR1_BITSSOC0#_SOC0SOC1#_SOC1SOC2 #_SOC2SOC3 #_SOC3SOC4 #_SOC4SOC5 #_SOC5SOC6 #_SOC6SOC7#_SOC7SOC8#_SOC8SOC9#_SOC9SOC10#_SOC10SOC11#_SOC11SOC12#_SOC12SOC13#_SOC13SOC14#_SOC14SOC15#_SOC155Doperator =U___as__18ADCSOCOVFCLR1_BITSFRC18ADCSOCOVFCLR1_BITSO>pE J pkUOADCSOCOVFCLR1_REG all#_all bit#p_bit5operator =___as__17ADCSOCOVFCLR1_REGFRC17ADCSOCOVFCLR1_REG>k  kADCSOCPRICTL_BITSSOCPRIORITY #_SOCPRIORITYRRPOINTER#_RRPOINTERrsvd1#_rsvd15operator =___as__17ADCSOCPRICTL_BITSFRC17ADCSOCPRICTL_BITS>  ADCSOCPRICTL_REG all#_all bit#_bit5operator =___as__16ADCSOCPRICTL_REGFRC16ADCSOCPRICTL_REG>  ADC_REGS| ADCCTL1#ϫ_ADCCTL1 ADCCTL2#_ADCCTL2 ADCBURSTCTL#g_ADCBURSTCTL ADCINTFLG#R_ADCINTFLG ADCINTFLGCLR#_ADCINTFLGCLR ADCINTOVF#_ADCINTOVF ADCINTOVFCLR# _ADCINTOVFCLR ADCINTSEL1N2#_ADCINTSEL1N2 ADCINTSEL3N4#3_ADCINTSEL3N4 ADCSOCPRICTL# _ADCSOCPRICTL ADCINTSOCSEL1# _ADCINTSOCSEL1 ADCINTSOCSEL2# _ADCINTSOCSEL2 ADCSOCFLG1# _ADCSOCFLG1 ADCSOCFRC1# 0 _ADCSOCFRC1 ADCSOCOVF1#_ADCSOCOVF1 ADCSOCOVFCLR1#k_ADCSOCOVFCLR1 ADCSOC0CTL#_ADCSOC0CTL ADCSOC1CTL#_ADCSOC1CTL ADCSOC2CTL#_ADCSOC2CTL ADCSOC3CTL#x_ADCSOC3CTL ADCSOC4CTL#9_ADCSOC4CTL ADCSOC5CTL#_ADCSOC5CTL ADCSOC6CTL#_ADCSOC6CTL ADCSOC7CTL#|_ADCSOC7CTL ADCSOC8CTL# =_ADCSOC8CTL ADCSOC9CTL#"_ADCSOC9CTL ADCSOC10CTL#$O_ADCSOC10CTL ADCSOC11CTL#&_ADCSOC11CTL ADCSOC12CTL#(_ADCSOC12CTL ADCSOC13CTL#*_ADCSOC13CTL ADCSOC14CTL#,k_ADCSOC14CTL ADCSOC15CTL#.2_ADCSOC15CTL ADCEVTSTAT#0߹_ADCEVTSTAT rsvd1#1_rsvd1 ADCEVTCLR#2_ADCEVTCLR rsvd2#3_rsvd2 ADCEVTSEL#4Ͷ_ADCEVTSEL rsvd3#5_rsvd3 ADCEVTINTSEL#6_ADCEVTINTSEL rsvd4#7_rsvd4 ADCOSDETECT#8_ADCOSDETECT ADCCOUNTER#9ϩ_ADCCOUNTER ADCREV#:_ADCREV ADCOFFTRIM#;_ADCOFFTRIM rsvd5#<:_rsvd5 ADCPPB1CONFIG#@y_ADCPPB1CONFIG ADCPPB1STAMP#A\_ADCPPB1STAMP ADCPPB1OFFCAL#B_ADCPPB1OFFCAL ADCPPB1OFFREF#C_ADCPPB1OFFREF ADCPPB1TRIPHI#D_ADCPPB1TRIPHI ADCPPB1TRIPLO#F_ADCPPB1TRIPLO ADCPPB2CONFIG#H _ADCPPB2CONFIG ADCPPB2STAMP#I_ADCPPB2STAMP ADCPPB2OFFCAL#J_ADCPPB2OFFCAL ADCPPB2OFFREF#K_ADCPPB2OFFREF ADCPPB2TRIPHI#L_ADCPPB2TRIPHI ADCPPB2TRIPLO#N4_ADCPPB2TRIPLO ADCPPB3CONFIG#P_ADCPPB3CONFIG ADCPPB3STAMP#Q_ADCPPB3STAMP ADCPPB3OFFCAL#R8_ADCPPB3OFFCAL ADCPPB3OFFREF#S_ADCPPB3OFFREF ADCPPB3TRIPHI#T2_ADCPPB3TRIPHI ADCPPB3TRIPLO#V_ADCPPB3TRIPLO ADCPPB4CONFIG#Xn_ADCPPB4CONFIG ADCPPB4STAMP#YQ_ADCPPB4STAMP ADCPPB4OFFCAL#Z_ADCPPB4OFFCAL ADCPPB4OFFREF#[_ADCPPB4OFFREF ADCPPB4TRIPHI#\_ADCPPB4TRIPHI ADCPPB4TRIPLO#^_ADCPPB4TRIPLO rsvd6#`_rsvd6 ADCINLTRIM1#pmT_ADCINLTRIM1 ADCINLTRIM2#rmT_ADCINLTRIM2 ADCINLTRIM3#tmT_ADCINLTRIM3 ADCINLTRIM4#vmT_ADCINLTRIM4 ADCINLTRIM5#xmT_ADCINLTRIM5 ADCINLTRIM6#zmT_ADCINLTRIM65operator = ___as__8ADC_REGSFRC8ADC_REGS> ><  { ASYNC_CS2_CR_BITSASIZE#_ASIZETA #_TAR_HOLD #_R_HOLDR_STROBE#_R_STROBER_SETUP#mT_R_SETUPW_HOLD #_W_HOLDW_STROBE#_W_STROBEW_SETUP#_W_SETUPEW#_EWSS#_SS5z operator = ___as__17ASYNC_CS2_CR_BITSFRC17ASYNC_CS2_CR_BITS >{      (!ASYNC_CS2_CR_REG all#mT_all bit#_bit5'!operator =8!___as__16ASYNC_CS2_CR_REGFRC16ASYNC_CS2_CR_REG2!> (! -! N!8!2!"ASYNC_CS3_CR_BITSASIZE#_ASIZETA #_TAR_HOLD #_R_HOLDR_STROBE#_R_STROBER_SETUP#mT_R_SETUPW_HOLD #_W_HOLDW_STROBE#_W_STROBEW_SETUP#_W_SETUPEW#_EWSS#_SS5"operator ="___as__17ASYNC_CS3_CR_BITSFRC17ASYNC_CS3_CR_BITS">N!" " N!"""W#ASYNC_CS3_CR_REG all#mT_all bit#N!_bit5V#operator =g#___as__16ASYNC_CS3_CR_REGFRC16ASYNC_CS3_CR_REGa#>"W# \# "}#g#a#$ASYNC_CS4_CR_BITSASIZE#_ASIZETA #_TAR_HOLD #_R_HOLDR_STROBE#_R_STROBER_SETUP#mT_R_SETUPW_HOLD #_W_HOLDW_STROBE#_W_STROBEW_SETUP#_W_SETUPEW#_EWSS#_SS5$operator =$___as__17ASYNC_CS4_CR_BITSFRC17ASYNC_CS4_CR_BITS$>}#$ $ }#$$$%ASYNC_CS4_CR_REG all#mT_all bit#}#_bit5%operator =%___as__16ASYNC_CS4_CR_REGFRC16ASYNC_CS4_CR_REG%>$% % $%%%'ASYNC_WCCR_BITSMAX_EXT_WAIT#_MAX_EXT_WAITrsvd1#_rsvd1rsvd2#_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6WP0#_WP0rsvd7#_rsvd7rsvd8#_rsvd8rsvd9#_rsvd95'operator =.'___as__15ASYNC_WCCR_BITSFRC15ASYNC_WCCR_BITS('>%' #' %D'.'(''ASYNC_WCCR_REG all#mT_all bit#%_bit5'operator ='___as__14ASYNC_WCCR_REGFRC14ASYNC_WCCR_REG'>D'' ' D''''(AUXCLKDIVSEL_BITSAUXPLLDIV#_AUXPLLDIVrsvd1#_rsvd1rsvd2#_rsvd25(operator =(___as__17AUXCLKDIVSEL_BITSFRC17AUXCLKDIVSEL_BITS(>'( ( '(((N)AUXCLKDIVSEL_REG all#mT_all bit#'_bit5M)operator =^)___as__16AUXCLKDIVSEL_REGFRC16AUXCLKDIVSEL_REGX)>(N) S) (t)^)X):*AUXPLLCTL1_BITSPLLEN#_PLLENPLLCLKEN#_PLLCLKENrsvd1#_rsvd1rsvd2#_rsvd259*operator =J*___as__15AUXPLLCTL1_BITSFRC15AUXPLLCTL1_BITSD*>t):* ?* t)`*J*D**AUXPLLCTL1_REG all#mT_all bit#t)_bit5*operator =*___as__14AUXPLLCTL1_REGFRC14AUXPLLCTL1_REG*>`** * `*+**+AUXPLLMULT_BITSIMULT #_IMULTrsvd1#_rsvd1FMULT#_FMULTrsvd2#_rsvd2rsvd3#_rsvd35+operator =+___as__15AUXPLLMULT_BITSFRC15AUXPLLMULT_BITS+>++ + +,++,AUXPLLMULT_REG all#mT_all bit#+_bit5,operator =,___as__14AUXPLLMULT_REGFRC14AUXPLLMULT_REG,>,, , ,,,,i-AUXPLLSTS_BITSLOCKS#_LOCKSSLIPS#_SLIPSrsvd1#_rsvd1rsvd2#_rsvd25h-operator =y-___as__14AUXPLLSTS_BITSFRC14AUXPLLSTS_BITSs->,i- n- ,-y-s- .AUXPLLSTS_REG all#mT_all bit#,_bit5 .operator =.___as__13AUXPLLSTS_REGFRC13AUXPLLSTS_REG.>- . . -3....BURST_COUNT_BITSBURSTCOUNT #_BURSTCOUNTrsvd1 #_rsvd15.operator =.___as__16BURST_COUNT_BITSFRC16BURST_COUNT_BITS.>3.. . 3....z/BURST_COUNT_REG all#_all bit#3._bit5y/operator =/___as__15BURST_COUNT_REGFRC15BURST_COUNT_REG/>.z/ / .///80BURST_SIZE_BITSBURSTSIZE #_BURSTSIZErsvd1 #_rsvd1570operator =H0___as__15BURST_SIZE_BITSFRC15BURST_SIZE_BITSB0>/80 =0 /^0H0B00BURST_SIZE_REG all#_all bit#/_bit50operator =0___as__14BURST_SIZE_REGFRC14BURST_SIZE_REG0>^00 0 ^0007CAN_REGSd CAN_CTL#h_CAN_CTL CAN_ES#_CAN_ES CAN_ERRC#ؘ_CAN_ERRC CAN_BTR# e_CAN_BTR CAN_INT#_CAN_INT CAN_TEST#_CAN_TEST rsvd1#_rsvd1 CAN_PERR#_CAN_PERR rsvd2# &_rsvd2 CAN_RAM_INIT#@_CAN_RAM_INIT rsvd3#D4_rsvd3 CAN_GLB_INT_EN#PU_CAN_GLB_INT_EN CAN_GLB_INT_FLG#T _CAN_GLB_INT_FLG CAN_GLB_INT_CLR#X_CAN_GLB_INT_CLR rsvd4#\B_rsvd4 CAN_ABOTR# _CAN_ABOTR CAN_TXRQ_X#E_CAN_TXRQ_X CAN_TXRQ_21# _CAN_TXRQ_21 rsvd5#4_rsvd5 CAN_NDAT_X#`_CAN_NDAT_X CAN_NDAT_21# _CAN_NDAT_21 rsvd6#4_rsvd6 CAN_IPEN_X#_CAN_IPEN_X CAN_IPEN_21# _CAN_IPEN_21 rsvd7#4_rsvd7 CAN_MVAL_X#_CAN_MVAL_X CAN_MVAL_21# _CAN_MVAL_21 rsvd8#P_rsvd8 CAN_IP_MUX21# _CAN_IP_MUX21 rsvd9#B_rsvd9 CAN_IF1CMD#_CAN_IF1CMD CAN_IF1MSK#_CAN_IF1MSK CAN_IF1ARB#_CAN_IF1ARB CAN_IF1MCTL#_CAN_IF1MCTL CAN_IF1DATA#_CAN_IF1DATA CAN_IF1DATB#;_CAN_IF1DATB rsvd10#^_rsvd10 CAN_IF2CMD#_CAN_IF2CMD CAN_IF2MSK# _CAN_IF2MSK CAN_IF2ARB#_CAN_IF2ARB CAN_IF2MCTL#_CAN_IF2MCTL CAN_IF2DATA#_CAN_IF2DATA CAN_IF2DATB#5_CAN_IF2DATB rsvd11#^_rsvd11 CAN_IF3OBS#_CAN_IF3OBS CAN_IF3MSK#_CAN_IF3MSK CAN_IF3ARB#_CAN_IF3ARB CAN_IF3MCTL#_CAN_IF3MCTL CAN_IF3DATA#%_CAN_IF3DATA CAN_IF3DATB#_CAN_IF3DATB rsvd12#^_rsvd12 CAN_IF3UPD# _CAN_IF3UPD57operator =N___as__8CAN_REGSFRC8CAN_REGS>@8CEINTCLR_BITSCEINTCLR#_CEINTCLRrsvd1#_rsvd1rsvd2#_rsvd25?8operator =P8___as__13CEINTCLR_BITSFRC13CEINTCLR_BITSJ8>7@8 E8 7f8P8J88CEINTCLR_REG all#mT_all bit#7_bit58operator =8___as__12CEINTCLR_REGFRC12CEINTCLR_REG8>f88 8 f89889CEINTEN_BITSCEINTEN#_CEINTENrsvd1#_rsvd1rsvd2#_rsvd259operator =9___as__12CEINTEN_BITSFRC12CEINTEN_BITS9>99 9 9999H:CEINTEN_REG all#mT_all bit#9_bit5G:operator =X:___as__11CEINTEN_REGFRC11CEINTEN_REGR:>9H: M: 9n:X:R:;CEINTFLG_BITSCEINTFLAG#_CEINTFLAGrsvd1#_rsvd1rsvd2#_rsvd25;operator =(;___as__13CEINTFLG_BITSFRC13CEINTFLG_BITS";>n:; ; n:>;(;";;CEINTFLG_REG all#mT_all bit#n:_bit5;operator =;___as__12CEINTFLG_REGFRC12CEINTFLG_REG;>>;; ; >;;;;<CEINTSET_BITSCEINTSET#_CEINTSETrsvd1#_rsvd1rsvd2#_rsvd25<operator =<___as__13CEINTSET_BITSFRC13CEINTSET_BITS<>;< < ;<<<(=CEINTSET_REG all#mT_all bit#;_bit5'=operator =8=___as__12CEINTSET_REGFRC12CEINTSET_REG2=><(= -= <N=8=2=I>CERRCLR_BITSCPURDERR#_CPURDERRDMARDERR#_DMARDERRCLA1RDERR #_CLA1RDERRrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35H>operator =Y>___as__12CERRCLR_BITSFRC12CERRCLR_BITSS>>N=I> N> N=o>Y>S>>CERRCLR_REG all#mT_all bit#N=_bit5>operator =>___as__11CERRCLR_REGFRC11CERRCLR_REG>>o>> > o> ?>>@CERRFLG_BITSCPURDERR#_CPURDERRDMARDERR#_DMARDERRCLA1RDERR #_CLA1RDERRrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35@operator =@___as__12CERRFLG_BITSFRC12CERRFLG_BITS@> ?@ @ ?.@@@@CERRFLG_REG all#mT_all bit# ?_bit5@operator =@___as__11CERRFLG_REGFRC11CERRFLG_REG@>.@@ @ .@@@@ACERRSET_BITSCPURDERR#_CPURDERRDMARDERR#_DMARDERRCLA1RDERR #_CLA1RDERRrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35Aoperator =A___as__12CERRSET_BITSFRC12CERRSET_BITSA>@A A @AAAeBCERRSET_REG all#mT_all bit#@_bit5dBoperator =uB___as__11CERRSET_REGFRC11CERRSET_REGoB>AeB jB ABuBoBFCH_REGS MODE#^_MODE CONTROL#_CONTROL BURST_SIZE#^0_BURST_SIZE BURST_COUNT#._BURST_COUNT SRC_BURST_STEP#_SRC_BURST_STEP DST_BURST_STEP#_DST_BURST_STEP TRANSFER_SIZE#_TRANSFER_SIZE TRANSFER_COUNT#_TRANSFER_COUNT SRC_TRANSFER_STEP#_SRC_TRANSFER_STEP DST_TRANSFER_STEP# _DST_TRANSFER_STEP SRC_WRAP_SIZE# _SRC_WRAP_SIZE SRC_WRAP_COUNT# _SRC_WRAP_COUNT SRC_WRAP_STEP# _SRC_WRAP_STEP DST_WRAP_SIZE# _DST_WRAP_SIZE DST_WRAP_COUNT#_DST_WRAP_COUNT DST_WRAP_STEP#_DST_WRAP_STEP SRC_BEG_ADDR_SHADOW#mT_SRC_BEG_ADDR_SHADOW SRC_ADDR_SHADOW#mT_SRC_ADDR_SHADOW SRC_BEG_ADDR_ACTIVE#mT_SRC_BEG_ADDR_ACTIVE SRC_ADDR_ACTIVE#mT_SRC_ADDR_ACTIVE DST_BEG_ADDR_SHADOW#mT_DST_BEG_ADDR_SHADOW DST_ADDR_SHADOW#mT_DST_ADDR_SHADOW DST_BEG_ADDR_ACTIVE#mT_DST_BEG_ADDR_ACTIVE DST_ADDR_ACTIVE#mT_DST_ADDR_ACTIVE5Foperator =F___as__7CH_REGSFRC7CH_REGSF>BF F BFFFGCLA1TASKSRCSEL1_BITSTASK1#_TASK1TASK2#_TASK2TASK3#_TASK3TASK4#_TASK45Goperator =G___as__20CLA1TASKSRCSEL1_BITSFRC20CLA1TASKSRCSEL1_BITSG>FG G FGGG>HCLA1TASKSRCSEL1_REG all#mT_all bit#F_bit5=Hoperator =NH___as__19CLA1TASKSRCSEL1_REGFRC19CLA1TASKSRCSEL1_REGHH>G>H CH GdHNHHH3ICLA1TASKSRCSEL2_BITSTASK5#_TASK5TASK6#_TASK6TASK7#_TASK7TASK8#_TASK852Ioperator =CI___as__20CLA1TASKSRCSEL2_BITSFRC20CLA1TASKSRCSEL2_BITS=I>dH3I 8I dHYICI=IICLA1TASKSRCSEL2_REG all#mT_all bit#dH_bit5Ioperator =I___as__19CLA1TASKSRCSEL2_REGFRC19CLA1TASKSRCSEL2_REGI>YII I YIJIIKCLA1TASKSRCSELLOCK_BITSCLA1TASKSRCSEL1#_CLA1TASKSRCSEL1CLA1TASKSRCSEL2#_CLA1TASKSRCSEL2rsvd1#_rsvd1rsvd2#_rsvd25Koperator =K___as__23CLA1TASKSRCSELLOCK_BITSFRC23CLA1TASKSRCSELLOCK_BITSK>JK K J5KKKKCLA1TASKSRCSELLOCK_REG all#mT_all bit#J_bit5Koperator =K___as__22CLA1TASKSRCSELLOCK_REGFRC22CLA1TASKSRCSELLOCK_REGK>5KK K 5KKKKOCLA_REGS> MVECT1#_MVECT1 MVECT2#_MVECT2 MVECT3#_MVECT3 MVECT4#_MVECT4 MVECT5#_MVECT5 MVECT6#_MVECT6 MVECT7#_MVECT7 MVECT8#_MVECT8 rsvd1#d_rsvd1 MCTL#SG_MCTL rsvd2#_rsvd2 MIFR# X_MIFR MIOVF#!Z_MIOVF MIFRC#"W_MIFRC MICLR##lS_MICLR MICLROVF#$Q_MICLROVF MIER#%KO O>K<O K3OO OOCLB_BUF_PTR_BITSPULL#_PULLrsvd1#_rsvd1PUSH#_PUSHrsvd2#_rsvd25Ooperator =P___as__16CLB_BUF_PTR_BITSFRC16CLB_BUF_PTR_BITSO>3OO O 3OPPOPCLB_BUF_PTR_REG all#mT_all bit#3O_bit5Poperator =P___as__15CLB_BUF_PTR_REGFRC15CLB_BUF_PTR_REGP>PP P PPPPQCLB_COUNT_EVENT_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25Qoperator =Q___as__20CLB_COUNT_EVENT_BITSFRC20CLB_COUNT_EVENT_BITSQ>PQ Q PQQQ_RCLB_COUNT_EVENT_REG all#mT_all bit#P_bit5^Roperator =oR___as__19CLB_COUNT_EVENT_REGFRC19CLB_COUNT_EVENT_REGiR>Q_R dR QRoRiRoSCLB_COUNT_MODE_0_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25nSoperator =S___as__21CLB_COUNT_MODE_0_BITSFRC21CLB_COUNT_MODE_0_BITSyS>RoS tS RSSyS(TCLB_COUNT_MODE_0_REG all#mT_all bit#R_bit5'Toperator =8T___as__20CLB_COUNT_MODE_0_REGFRC20CLB_COUNT_MODE_0_REG2T>S(T -T SNT8T2T8UCLB_COUNT_MODE_1_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd257Uoperator =HU___as__21CLB_COUNT_MODE_1_BITSFRC21CLB_COUNT_MODE_1_BITSBU>NT8U =U NT^UHUBUUCLB_COUNT_MODE_1_REG all#mT_all bit#NT_bit5Uoperator =V___as__20CLB_COUNT_MODE_1_REGFRC20CLB_COUNT_MODE_1_REGU>^UU U ^UVVUVCLB_COUNT_RESET_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25Voperator =W___as__20CLB_COUNT_RESET_BITSFRC20CLB_COUNT_RESET_BITSW>VV W V$WWWWCLB_COUNT_RESET_REG all#mT_all bit#V_bit5Woperator =W___as__19CLB_COUNT_RESET_REGFRC19CLB_COUNT_RESET_REGW>$WW W $WWWWXCLB_DATA_EXCHANGE_REGS CLB_PUSH#_CLB_PUSH rsvd1#_rsvd1 CLB_PULL#_CLB_PULL5Xoperator =X___as__22CLB_DATA_EXCHANGE_REGSFRC22CLB_DATA_EXCHANGE_REGSX>WX X>WX\ \ X ] ]]]CLB_DBG_OUT_REG all#mT_all bit#X_bit5]operator =]___as__15CLB_DBG_OUT_REGFRC15CLB_DBG_OUT_REG]> ]] ] ]]]]^CLB_FSM_EXTERNAL_IN0_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25^operator =^___as__25CLB_FSM_EXTERNAL_IN0_BITSFRC25CLB_FSM_EXTERNAL_IN0_BITS^>]^ ^ ]^^^_CLB_FSM_EXTERNAL_IN0_REG all#mT_all bit#]_bit5_operator =____as__24CLB_FSM_EXTERNAL_IN0_REGFRC24CLB_FSM_EXTERNAL_IN0_REG_>^_ _ ^___`CLB_FSM_EXTERNAL_IN1_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25`operator =`___as__25CLB_FSM_EXTERNAL_IN1_BITSFRC25CLB_FSM_EXTERNAL_IN1_BITS`>_` ` _```faCLB_FSM_EXTERNAL_IN1_REG all#mT_all bit#__bit5eaoperator =va___as__24CLB_FSM_EXTERNAL_IN1_REGFRC24CLB_FSM_EXTERNAL_IN1_REGpa>`fa ka `avapaybCLB_FSM_EXTRA_IN0_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25xboperator =b___as__22CLB_FSM_EXTRA_IN0_BITSFRC22CLB_FSM_EXTRA_IN0_BITSb>ayb ~b abbb5cCLB_FSM_EXTRA_IN0_REG all#mT_all bit#a_bit54coperator =Ec___as__21CLB_FSM_EXTRA_IN0_REGFRC21CLB_FSM_EXTRA_IN0_REG?c>b5c :c b[cEc?cHdCLB_FSM_EXTRA_IN1_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25Gdoperator =Xd___as__22CLB_FSM_EXTRA_IN1_BITSFRC22CLB_FSM_EXTRA_IN1_BITSRd>[cHd Md [cndXdRdeCLB_FSM_EXTRA_IN1_REG all#mT_all bit#[c_bit5eoperator =e___as__21CLB_FSM_EXTRA_IN1_REGFRC21CLB_FSM_EXTRA_IN1_REGe>nde e nd*eeeeCLB_FSM_LUT_FN1_0_BITSFN0#_FN0FN1#_FN15eoperator =e___as__22CLB_FSM_LUT_FN1_0_BITSFRC22CLB_FSM_LUT_FN1_0_BITSe>*ee e *eeeefCLB_FSM_LUT_FN1_0_REG all#mT_all bit#*e_bit5foperator =f___as__21CLB_FSM_LUT_FN1_0_REGFRC21CLB_FSM_LUT_FN1_0_REGf>ef f efffDgCLB_FSM_LUT_FN2_BITSFN1#_FN1rsvd1#_rsvd15Cgoperator =Tg___as__20CLB_FSM_LUT_FN2_BITSFRC20CLB_FSM_LUT_FN2_BITSNg>fDg Ig fjgTgNggCLB_FSM_LUT_FN2_REG all#mT_all bit#f_bit5goperator = h___as__19CLB_FSM_LUT_FN2_REGFRC19CLB_FSM_LUT_FN2_REGh>jgg g jg h hhhCLB_FSM_NEXT_STATE_0_BITSS0#_S0S1#_S15hoperator =h___as__25CLB_FSM_NEXT_STATE_0_BITSFRC25CLB_FSM_NEXT_STATE_0_BITSh> hh h hhhhiCLB_FSM_NEXT_STATE_0_REG all#mT_all bit# h_bit5ioperator =i___as__24CLB_FSM_NEXT_STATE_0_REGFRC24CLB_FSM_NEXT_STATE_0_REGi>hi i hiiiOjCLB_FSM_NEXT_STATE_1_BITSS0#_S0S1#_S15Njoperator =_j___as__25CLB_FSM_NEXT_STATE_1_BITSFRC25CLB_FSM_NEXT_STATE_1_BITSYj>iOj Tj iuj_jYjkCLB_FSM_NEXT_STATE_1_REG all#mT_all bit#i_bit5koperator =$k___as__24CLB_FSM_NEXT_STATE_1_REGFRC24CLB_FSM_NEXT_STATE_1_REGk>ujk k uj:k$kkkCLB_FSM_NEXT_STATE_2_BITSS0#_S0S1#_S15koperator =k___as__25CLB_FSM_NEXT_STATE_2_BITSFRC25CLB_FSM_NEXT_STATE_2_BITSk>:kk k :klkklCLB_FSM_NEXT_STATE_2_REG all#mT_all bit#:k_bit5loperator =l___as__24CLB_FSM_NEXT_STATE_2_REGFRC24CLB_FSM_NEXT_STATE_2_REGl>ll l llllnCLB_GLBL_MUX_SEL_1_BITSGLBL_MUX_SEL_IN_0 #_GLBL_MUX_SEL_IN_0GLBL_MUX_SEL_IN_1#_GLBL_MUX_SEL_IN_1GLBL_MUX_SEL_IN_2 #mT_GLBL_MUX_SEL_IN_2GLBL_MUX_SEL_IN_3#_GLBL_MUX_SEL_IN_3rsvd1#_rsvd15noperator ='n___as__23CLB_GLBL_MUX_SEL_1_BITSFRC23CLB_GLBL_MUX_SEL_1_BITS!n>ln n l=n'n!nnCLB_GLBL_MUX_SEL_1_REG all#mT_all bit#l_bit5noperator =n___as__22CLB_GLBL_MUX_SEL_1_REGFRC22CLB_GLBL_MUX_SEL_1_REGn>=nn n =nnnnLpCLB_GLBL_MUX_SEL_2_BITSGLBL_MUX_SEL_IN_4 #_GLBL_MUX_SEL_IN_4GLBL_MUX_SEL_IN_5#_GLBL_MUX_SEL_IN_5GLBL_MUX_SEL_IN_6 #mT_GLBL_MUX_SEL_IN_6GLBL_MUX_SEL_IN_7#_GLBL_MUX_SEL_IN_7rsvd1#_rsvd15Kpoperator =\p___as__23CLB_GLBL_MUX_SEL_2_BITSFRC23CLB_GLBL_MUX_SEL_2_BITSVp>nLp Qp nrp\pVp qCLB_GLBL_MUX_SEL_2_REG all#mT_all bit#n_bit5 qoperator =q___as__22CLB_GLBL_MUX_SEL_2_REGFRC22CLB_GLBL_MUX_SEL_2_REGq>rp q q rp1qqqqCLB_GP_REG_BITSREG#_REGrsvd1#_rsvd1rsvd2#_rsvd25qoperator =q___as__15CLB_GP_REG_BITSFRC15CLB_GP_REG_BITSq>1qq q 1qqqq|rCLB_GP_REG_REG all#mT_all bit#1q_bit5{roperator =r___as__14CLB_GP_REG_REGFRC14CLB_GP_REG_REGr>q|r r qrrrsCLB_HLC_EVENT_SEL_BITSEVENT0_SEL #_EVENT0_SELEVENT1_SEL#_EVENT1_SELEVENT2_SEL#_EVENT2_SELEVENT3_SEL #mT_EVENT3_SELrsvd1 #_rsvd15soperator =s___as__22CLB_HLC_EVENT_SEL_BITSFRC22CLB_HLC_EVENT_SEL_BITSs>rs s rsssstCLB_HLC_EVENT_SEL_REG all#mT_all bit#r_bit5rtoperator =t___as__21CLB_HLC_EVENT_SEL_REGFRC21CLB_HLC_EVENT_SEL_REG}t>sst xt stt}tvCLB_INPUT_FILTER_BITSFIN0#_FIN0FIN1 #_FIN1FIN2 #_FIN2FIN3#_FIN3FIN4#_FIN4FIN5#_FIN5FIN6#_FIN6FIN7#_FIN7SYNC0#_SYNC0SYNC1#_SYNC1SYNC2 #_SYNC2SYNC3 #_SYNC3SYNC4 #_SYNC4SYNC5 #_SYNC5SYNC6 #_SYNC6SYNC7#_SYNC7rsvd1#_rsvd15voperator =v___as__21CLB_INPUT_FILTER_BITSFRC21CLB_INPUT_FILTER_BITSv>tv v tvvvLwCLB_INPUT_FILTER_REG all#mT_all bit#t_bit5Kwoperator =\w___as__20CLB_INPUT_FILTER_REGFRC20CLB_INPUT_FILTER_REGVw>vLw Qw vrw\wVwxCLB_INTR_TAG_REG_BITSTAG #_TAGrsvd1 #_rsvd15xoperator = x___as__21CLB_INTR_TAG_REG_BITSFRC21CLB_INTR_TAG_REG_BITSx>rwx x rw6x xxxCLB_INTR_TAG_REG_REG all#_all bit#rw_bit5xoperator =x___as__20CLB_INTR_TAG_REG_REGFRC20CLB_INTR_TAG_REG_REGx>6xx x 6xxxxzCLB_IN_MUX_SEL_0_BITSSEL_GP_IN_0#_SEL_GP_IN_0SEL_GP_IN_1#_SEL_GP_IN_1SEL_GP_IN_2 #_SEL_GP_IN_2SEL_GP_IN_3 #_SEL_GP_IN_3SEL_GP_IN_4 #_SEL_GP_IN_4SEL_GP_IN_5 #_SEL_GP_IN_5SEL_GP_IN_6 #_SEL_GP_IN_6SEL_GP_IN_7#_SEL_GP_IN_7rsvd1#_rsvd1rsvd2#_rsvd25zoperator =z___as__21CLB_IN_MUX_SEL_0_BITSFRC21CLB_IN_MUX_SEL_0_BITSz>xz z xzzzj{CLB_IN_MUX_SEL_0_REG all#mT_all bit#x_bit5i{operator =z{___as__20CLB_IN_MUX_SEL_0_REGFRC20CLB_IN_MUX_SEL_0_REGt{>zj{ o{ z{z{t{|CLB_LCL_MUX_SEL_1_BITSLCL_MUX_SEL_IN_0 #_LCL_MUX_SEL_IN_0LCL_MUX_SEL_IN_1#_LCL_MUX_SEL_IN_1LCL_MUX_SEL_IN_2#_LCL_MUX_SEL_IN_2LCL_MUX_SEL_IN_3 #mT_LCL_MUX_SEL_IN_3rsvd1 #_rsvd15|operator =|___as__22CLB_LCL_MUX_SEL_1_BITSFRC22CLB_LCL_MUX_SEL_1_BITS|>{| | {|||}CLB_LCL_MUX_SEL_1_REG all#mT_all bit#{_bit5}operator =}___as__21CLB_LCL_MUX_SEL_1_REGFRC21CLB_LCL_MUX_SEL_1_REG}>|} } |}}}~CLB_LCL_MUX_SEL_2_BITSLCL_MUX_SEL_IN_4 #_LCL_MUX_SEL_IN_4LCL_MUX_SEL_IN_5#_LCL_MUX_SEL_IN_5LCL_MUX_SEL_IN_6#_LCL_MUX_SEL_IN_6LCL_MUX_SEL_IN_7 #mT_LCL_MUX_SEL_IN_7rsvd1 #_rsvd15~operator = ___as__22CLB_LCL_MUX_SEL_2_BITSFRC22CLB_LCL_MUX_SEL_2_BITS>}~  }" CLB_LCL_MUX_SEL_2_REG all#mT_all bit#}_bit5operator =___as__21CLB_LCL_MUX_SEL_2_REGFRC21CLB_LCL_MUX_SEL_2_REG>"  "CLB_LOAD_ADDR_BITSADDR #_ADDRrsvd1 #_rsvd1rsvd2#_rsvd25operator =___as__18CLB_LOAD_ADDR_BITSFRC18CLB_LOAD_ADDR_BITS>  =CLB_LOAD_ADDR_REG all#mT_all bit#_bit5<operator =M___as__17CLB_LOAD_ADDR_REGFRC17CLB_LOAD_ADDR_REGG>= B cMG0CLB_LOAD_EN_BITSLOAD_EN#_LOAD_ENGLOBAL_EN#_GLOBAL_ENSTOP #_STOPrsvd1 #_rsvd15/operator =@___as__16CLB_LOAD_EN_BITSFRC16CLB_LOAD_EN_BITS:>c0 5 cV@:ڂCLB_LOAD_EN_REG all#_all bit#c_bit5قoperator =___as__15CLB_LOAD_EN_REGFRC15CLB_LOAD_EN_REG>Vڂ ߂ VCLB_LOCK_BITSLOCK#_LOCKrsvd1#_rsvd1KEY#_KEY5operator =___as__13CLB_LOCK_BITSFRC13CLB_LOCK_BITS>  ƒ=CLB_LOCK_REG all#mT_all bit#_bit5<operator =M___as__12CLB_LOCK_REGFRC12CLB_LOCK_REGG>ƒ= B ƒcMGCLB_LOGIC_CONFIG_REGS> rsvd1#_rsvd1 CLB_COUNT_RESET#$W_CLB_COUNT_RESET CLB_COUNT_MODE_1#^U_CLB_COUNT_MODE_1 CLB_COUNT_MODE_0#S_CLB_COUNT_MODE_0 CLB_COUNT_EVENT#Q_CLB_COUNT_EVENT CLB_FSM_EXTRA_IN0# b_CLB_FSM_EXTRA_IN0 CLB_FSM_EXTERNAL_IN0# ^_CLB_FSM_EXTERNAL_IN0 CLB_FSM_EXTERNAL_IN1#`_CLB_FSM_EXTERNAL_IN1 CLB_FSM_EXTRA_IN1#nd_CLB_FSM_EXTRA_IN1 CLB_LUT4_IN0#,_CLB_LUT4_IN0 CLB_LUT4_IN1#ݓ_CLB_LUT4_IN1 CLB_LUT4_IN2#_CLB_LUT4_IN2 CLB_LUT4_IN3#?_CLB_LUT4_IN3 rsvd2#_rsvd2 CLB_FSM_LUT_FN1_0#e_CLB_FSM_LUT_FN1_0 CLB_FSM_LUT_FN2#jg_CLB_FSM_LUT_FN2 CLB_LUT4_FN1_0# _CLB_LUT4_FN1_0 CLB_LUT4_FN2#"{_CLB_LUT4_FN2 CLB_FSM_NEXT_STATE_0#$h_CLB_FSM_NEXT_STATE_0 CLB_FSM_NEXT_STATE_1#&uj_CLB_FSM_NEXT_STATE_1 CLB_FSM_NEXT_STATE_2#(l_CLB_FSM_NEXT_STATE_2 CLB_MISC_CONTROL#*؛_CLB_MISC_CONTROL CLB_OUTPUT_LUT_0#,_CLB_OUTPUT_LUT_0 CLB_OUTPUT_LUT_1#.F_CLB_OUTPUT_LUT_1 CLB_OUTPUT_LUT_2#0_CLB_OUTPUT_LUT_2 CLB_OUTPUT_LUT_3#2_CLB_OUTPUT_LUT_3 CLB_OUTPUT_LUT_4#4k_CLB_OUTPUT_LUT_4 CLB_OUTPUT_LUT_5#6"_CLB_OUTPUT_LUT_5 CLB_OUTPUT_LUT_6#8٧_CLB_OUTPUT_LUT_6 CLB_OUTPUT_LUT_7#:_CLB_OUTPUT_LUT_7 CLB_HLC_EVENT_SEL#c >c<  c+&CLB_LOGIC_CONTROL_REGS@ CLB_LOAD_EN#V_CLB_LOAD_EN rsvd1#_rsvd1 CLB_LOAD_ADDR#_CLB_LOAD_ADDR CLB_LOAD_DATA#mT_CLB_LOAD_DATA CLB_INPUT_FILTER#v_CLB_INPUT_FILTER CLB_IN_MUX_SEL_0#z_CLB_IN_MUX_SEL_0 CLB_LCL_MUX_SEL_1# |_CLB_LCL_MUX_SEL_1 CLB_LCL_MUX_SEL_2# "_CLB_LCL_MUX_SEL_2 CLB_BUF_PTR#P_CLB_BUF_PTR CLB_GP_REG#q_CLB_GP_REG CLB_OUT_EN#mT_CLB_OUT_EN CLB_GLBL_MUX_SEL_1#=n_CLB_GLBL_MUX_SEL_1 CLB_GLBL_MUX_SEL_2#rp_CLB_GLBL_MUX_SEL_2 rsvd2#d_rsvd2 CLB_INTR_TAG_REG# 6x_CLB_INTR_TAG_REG rsvd3#!_rsvd3 CLB_LOCK#"ƒ_CLB_LOCK rsvd4#$V_rsvd4 CLB_DBG_R0#0mT_CLB_DBG_R0 CLB_DBG_R1#2mT_CLB_DBG_R1 CLB_DBG_R2#4mT_CLB_DBG_R2 CLB_DBG_R3#6mT_CLB_DBG_R3 CLB_DBG_C0#8mT_CLB_DBG_C0 CLB_DBG_C1#:mT_CLB_DBG_C1 CLB_DBG_C2# ]_CLB_DBG_OUT5%operator =@___as__22CLB_LOGIC_CONTROL_REGSFRC22CLB_LOGIC_CONTROL_REGS0>+& +>+<6 +V@0CLB_LUT4_FN1_0_BITSFN0#_FN0FN1#_FN15operator =___as__19CLB_LUT4_FN1_0_BITSFRC19CLB_LUT4_FN1_0_BITS>V  VCLB_LUT4_FN1_0_REG all#mT_all bit#V_bit5operator =___as__18CLB_LUT4_FN1_0_REGFRC18CLB_LUT4_FN1_0_REG>  ÏUCLB_LUT4_FN2_BITSFN1#_FN1rsvd1#_rsvd15Toperator =e___as__17CLB_LUT4_FN2_BITSFRC17CLB_LUT4_FN2_BITS_>ÏU Z Ï{e_CLB_LUT4_FN2_REG all#mT_all bit#Ï_bit5operator =___as__16CLB_LUT4_FN2_REGFRC16CLB_LUT4_FN2_REG >{  {( CLB_LUT4_IN0_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25operator =___as__17CLB_LUT4_IN0_BITSFRC17CLB_LUT4_IN0_BITS>(  (,CLB_LUT4_IN0_REG all#mT_all bit#(_bit5operator =Ò___as__16CLB_LUT4_IN0_REGFRC16CLB_LUT4_IN0_REG>,  ,ْÒCLB_LUT4_IN1_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25operator =Ǔ___as__17CLB_LUT4_IN1_BITSFRC17CLB_LUT4_IN1_BITS>ْ  ْݓǓdCLB_LUT4_IN1_REG all#mT_all bit#ْ_bit5coperator =t___as__16CLB_LUT4_IN1_REGFRC16CLB_LUT4_IN1_REGn>ݓd i ݓtnhCLB_LUT4_IN2_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25goperator =x___as__17CLB_LUT4_IN2_BITSFRC17CLB_LUT4_IN2_BITSr>h m xrCLB_LUT4_IN2_REG all#mT_all bit#_bit5operator =%___as__16CLB_LUT4_IN2_REGFRC16CLB_LUT4_IN2_REG>  ;%CLB_LUT4_IN3_BITSSEL_0 #_SEL_0SEL_1#_SEL_1SEL_2#_SEL_2rsvd1#_rsvd1rsvd2#_rsvd25operator =)___as__17CLB_LUT4_IN3_BITSFRC17CLB_LUT4_IN3_BITS#>;  ;?)#ƗCLB_LUT4_IN3_REG all#mT_all bit#;_bit5ŗoperator =֗___as__16CLB_LUT4_IN3_REGFRC16CLB_LUT4_IN3_REGЗ>?Ɨ ˗ ?֗ЗCLB_MISC_CONTROL_BITSCOUNT_ADD_SHIFT_0#_COUNT_ADD_SHIFT_0COUNT_DIR_0#_COUNT_DIR_0COUNT_EVENT_CTRL_0 #_COUNT_EVENT_CTRL_0COUNT_ADD_SHIFT_1 #_COUNT_ADD_SHIFT_1COUNT_DIR_1 #_COUNT_DIR_1COUNT_EVENT_CTRL_1 #_COUNT_EVENT_CTRL_1COUNT_ADD_SHIFT_2 #_COUNT_ADD_SHIFT_2COUNT_DIR_2#_COUNT_DIR_2COUNT_EVENT_CTRL_2#_COUNT_EVENT_CTRL_2COUNT_SERIALIZER_0#_COUNT_SERIALIZER_0COUNT_SERIALIZER_1#_COUNT_SERIALIZER_1COUNT_SERIALIZER_2#_COUNT_SERIALIZER_2FSM_EXTRA_SEL0_0#_FSM_EXTRA_SEL0_0FSM_EXTRA_SEL1_0#_FSM_EXTRA_SEL1_0FSM_EXTRA_SEL0_1#_FSM_EXTRA_SEL0_1FSM_EXTRA_SEL1_1#_FSM_EXTRA_SEL1_1FSM_EXTRA_SEL0_2#_FSM_EXTRA_SEL0_2FSM_EXTRA_SEL1_2#_FSM_EXTRA_SEL1_2rsvd1#_rsvd15operator =›___as__21CLB_MISC_CONTROL_BITSFRC21CLB_MISC_CONTROL_BITS>  ؛›kCLB_MISC_CONTROL_REG all#mT_all bit#_bit5joperator ={___as__20CLB_MISC_CONTROL_REGFRC20CLB_MISC_CONTROL_REGu>؛k p ؛{uiCLB_OUTPUT_LUT_0_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15hoperator =y___as__21CLB_OUTPUT_LUT_0_BITSFRC21CLB_OUTPUT_LUT_0_BITSs>i n ys"CLB_OUTPUT_LUT_0_REG all#mT_all bit#_bit5!operator =2___as__20CLB_OUTPUT_LUT_0_REGFRC20CLB_OUTPUT_LUT_0_REG,>" ' H2, CLB_OUTPUT_LUT_1_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15operator =0___as__21CLB_OUTPUT_LUT_1_BITSFRC21CLB_OUTPUT_LUT_1_BITS*>H  % HF0*ٟCLB_OUTPUT_LUT_1_REG all#mT_all bit#H_bit5؟operator =___as__20CLB_OUTPUT_LUT_1_REGFRC20CLB_OUTPUT_LUT_1_REG>Fٟ ޟ FנCLB_OUTPUT_LUT_2_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15֠operator =___as__21CLB_OUTPUT_LUT_2_BITSFRC21CLB_OUTPUT_LUT_2_BITS>נ ܠ CLB_OUTPUT_LUT_2_REG all#mT_all bit#_bit5operator =___as__20CLB_OUTPUT_LUT_2_REGFRC20CLB_OUTPUT_LUT_2_REG>  CLB_OUTPUT_LUT_3_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15operator =___as__21CLB_OUTPUT_LUT_3_BITSFRC21CLB_OUTPUT_LUT_3_BITS>  GCLB_OUTPUT_LUT_3_REG all#mT_all bit#_bit5Foperator =W___as__20CLB_OUTPUT_LUT_3_REGFRC20CLB_OUTPUT_LUT_3_REGQ>G L mWQECLB_OUTPUT_LUT_4_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15Doperator =U___as__21CLB_OUTPUT_LUT_4_BITSFRC21CLB_OUTPUT_LUT_4_BITSO>mE J mkUOCLB_OUTPUT_LUT_4_REG all#mT_all bit#m_bit5operator =___as__20CLB_OUTPUT_LUT_4_REGFRC20CLB_OUTPUT_LUT_4_REG>k  k$CLB_OUTPUT_LUT_5_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15operator = ___as__21CLB_OUTPUT_LUT_5_BITSFRC21CLB_OUTPUT_LUT_5_BITS>$  $" CLB_OUTPUT_LUT_5_REG all#mT_all bit#$_bit5operator =Ŧ___as__20CLB_OUTPUT_LUT_5_REGFRC20CLB_OUTPUT_LUT_5_REG>"  "ۦŦCLB_OUTPUT_LUT_6_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15operator =ç___as__21CLB_OUTPUT_LUT_6_BITSFRC21CLB_OUTPUT_LUT_6_BITS>ۦ  ۦ٧çlCLB_OUTPUT_LUT_6_REG all#mT_all bit#ۦ_bit5koperator =|___as__20CLB_OUTPUT_LUT_6_REGFRC20CLB_OUTPUT_LUT_6_REGv>٧l q ٧|vjCLB_OUTPUT_LUT_7_BITSIN0 #_IN0IN1#_IN1IN2#_IN2FN #mT_FNrsvd1 #_rsvd15ioperator =z___as__21CLB_OUTPUT_LUT_7_BITSFRC21CLB_OUTPUT_LUT_7_BITSt>j o zt#CLB_OUTPUT_LUT_7_REG all#mT_all bit#_bit5"operator =3___as__20CLB_OUTPUT_LUT_7_REGFRC20CLB_OUTPUT_LUT_7_REG-># ( I3-ʬCLKCFGLOCK1_BITSCLKSRCCTL1#_CLKSRCCTL1CLKSRCCTL2#_CLKSRCCTL2CLKSRCCTL3 #_CLKSRCCTL3SYSPLLCTL1 #_SYSPLLCTL1SYSPLLCTL2 #_SYSPLLCTL2SYSPLLCTL3 #_SYSPLLCTL3SYSPLLMULT #_SYSPLLMULTAUXPLLCTL1#_AUXPLLCTL1rsvd1#_rsvd1rsvd2#_rsvd2AUXPLLMULT#_AUXPLLMULTSYSCLKDIVSEL#_SYSCLKDIVSELAUXCLKDIVSEL#_AUXCLKDIVSELPERCLKDIVSEL#_PERCLKDIVSELrsvd3#_rsvd3LOSPCP#_LOSPCPrsvd4#_rsvd45ɬoperator =ڬ___as__16CLKCFGLOCK1_BITSFRC16CLKCFGLOCK1_BITSԬ>Iʬ Ϭ IڬԬtCLKCFGLOCK1_REG all#mT_all bit#I_bit5soperator =___as__15CLKCFGLOCK1_REGFRC15CLKCFGLOCK1_REG~>t y ~.CLKSEM_BITSSEM#_SEMrsvd1#_rsvd1KEY#_KEY5-operator =>___as__11CLKSEM_BITSFRC11CLKSEM_BITS8>. 3 T>8ɮCLKSEM_REG all#mT_all bit#_bit5Ȯoperator =ٮ___as__10CLKSEM_REGFRC10CLKSEM_REGӮ>Tɮ ή TٮӮCLKSRCCTL1_BITSOSCCLKSRCSEL#_OSCCLKSRCSELrsvd1 #_rsvd1INTOSC2OFF #_INTOSC2OFFXTALOFF #_XTALOFFWDHALTI #_WDHALTIrsvd2 #_rsvd2rsvd3#_rsvd35operator ='___as__15CLKSRCCTL1_BITSFRC15CLKSRCCTL1_BITS!>  ='!CLKSRCCTL1_REG all#mT_all bit#_bit5operator =ΰ___as__14CLKSRCCTL1_REGFRC14CLKSRCCTL1_REGȰ>= ð =ΰȰCLKSRCCTL2_BITSAUXOSCCLKSRCSEL#_AUXOSCCLKSRCSELCANABCLKSEL #_CANABCLKSELCANBBCLKSEL #_CANBBCLKSELrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd45operator =(___as__15CLKSRCCTL2_BITSFRC15CLKSRCCTL2_BITS">  >("CLKSRCCTL2_REG all#mT_all bit#_bit5operator =ϲ___as__14CLKSRCCTL2_REGFRC14CLKSRCCTL2_REGɲ>> IJ >ϲɲCLKSRCCTL3_BITSXCLKOUTSEL #_XCLKOUTSELrsvd1 #_rsvd1rsvd2#_rsvd25operator =___as__15CLKSRCCTL3_BITSFRC15CLKSRCCTL3_BITS>  >CLKSRCCTL3_REG all#mT_all bit#_bit5=operator =N___as__14CLKSRCCTL3_REGFRC14CLKSRCCTL3_REGH>> C dNH?CLK_CFG_REGS2 CLKSEM#T_CLKSEM CLKCFGLOCK1#_CLKCFGLOCK1 rsvd1#:_rsvd1 CLKSRCCTL1#=_CLKSRCCTL1 CLKSRCCTL2# >_CLKSRCCTL2 CLKSRCCTL3# _CLKSRCCTL3 SYSPLLCTL1#u_SYSPLLCTL1 rsvd2#:_rsvd2 SYSPLLMULT#_SYSPLLMULT SYSPLLSTS#_SYSPLLSTS AUXPLLCTL1#`*_AUXPLLCTL1 rsvd3#:_rsvd3 AUXPLLMULT#,_AUXPLLMULT AUXPLLSTS# -_AUXPLLSTS SYSCLKDIVSEL#"܎_SYSCLKDIVSEL AUXCLKDIVSEL#$(_AUXCLKDIVSEL PERCLKDIVSEL#&_PERCLKDIVSEL XCLKOUTDIVSEL#(>_XCLKOUTDIVSEL rsvd4#*_rsvd4 LOSPCP#,%_LOSPCP MCDCR#.B_MCDCR X1CNT#0ǧ_X1CNT5>operator =Y___as__12CLK_CFG_REGSFRC12CLK_CFG_REGSI>d? D>doں ߺ>o< o COMPCTL_BITSCOMPHSOURCE#_COMPHSOURCECOMPHINV#_COMPHINVCTRIPHSEL #_CTRIPHSELCTRIPOUTHSEL #_CTRIPOUTHSELASYNCHEN #_ASYNCHENrsvd1#_rsvd1COMPLSOURCE#_COMPLSOURCECOMPLINV#_COMPLINVCTRIPLSEL#_CTRIPLSELCTRIPOUTLSEL#_CTRIPOUTLSELASYNCLEN#_ASYNCLENCOMPDACE#_COMPDACE5operator =___as__12COMPCTL_BITSFRC12COMPCTL_BITS>    COMPCTL_REG all#_all bit# _bit5operator =___as__11COMPCTL_REGFRC11COMPCTL_REG>   ݾCOMPDACCTL_BITSDACSOURCE#_DACSOURCERAMPSOURCE #_RAMPSOURCESELREF #_SELREFRAMPLOADSEL #_RAMPLOADSELSWLOADSEL#_SWLOADSELrsvd1#_rsvd1FREESOFT#_FREESOFT5ܾoperator =___as__15COMPDACCTL_BITSFRC15COMPDACCTL_BITS>ݾ  COMPDACCTL_REG all#_all bit#_bit5operator =___as__14COMPDACCTL_REGFRC14COMPDACCTL_REG>  >COMPHYSCTL_BITSCOMPHYS #_COMPHYSrsvd1 #_rsvd15=operator =N___as__15COMPHYSCTL_BITSFRC15COMPHYSCTL_BITSH>> C dNHCOMPHYSCTL_REG all#_all bit#_bit5operator =___as__14COMPHYSCTL_REGFRC14COMPHYSCTL_REG>d  d COMPLOCK_BITSCOMPCTL#_COMPCTLCOMPHYSCTL#_COMPHYSCTLDACCTL #_DACCTLCTRIP #_CTRIPrsvd1 #_rsvd1rsvd2 #_rsvd25operator =___as__13COMPLOCK_BITSFRC13COMPLOCK_BITS>   +COMPLOCK_REG all#_all bit# _bit5operator =___as__12COMPLOCK_REGFRC12COMPLOCK_REG>+  +COMPSTSCLR_BITSrsvd1#_rsvd1HLATCHCLR#_HLATCHCLRHSYNCCLREN #_HSYNCCLRENrsvd2#_rsvd2LLATCHCLR#_LLATCHCLRLSYNCCLREN#_LSYNCCLRENrsvd3#_rsvd35operator =___as__15COMPSTSCLR_BITSFRC15COMPSTSCLR_BITS>  COMPSTSCLR_REG all#_all bit#_bit5operator =___as__14COMPSTSCLR_REGFRC14COMPSTSCLR_REG>  COMPSTS_BITSCOMPHSTS#_COMPHSTSCOMPHLATCH#_COMPHLATCHrsvd1#_rsvd1COMPLSTS#_COMPLSTSCOMPLLATCH#_COMPLLATCHrsvd2#_rsvd25operator =___as__12COMPSTS_BITSFRC12COMPSTS_BITS>  jCOMPSTS_REG all#_all bit#_bit5ioperator =z___as__11COMPSTS_REGFRC11COMPSTS_REGt>j o ztCONTROL_BITSRUN#_RUNHALT#_HALTSOFTRESET #_SOFTRESETPERINTFRC #_PERINTFRCPERINTCLR #_PERINTCLRrsvd1 #_rsvd1rsvd2 #_rsvd2ERRCLR#_ERRCLRPERINTFLG#_PERINTFLGrsvd3#_rsvd3rsvd4#_rsvd4TRANSFERSTS#_TRANSFERSTSBURSTSTS#_BURSTSTSRUNSTS#_RUNSTSOVRFLG#_OVRFLGrsvd5#_rsvd55operator =___as__12CONTROL_BITSFRC12CONTROL_BITS>  7CONTROL_REG all#_all bit#_bit56operator =G___as__11CONTROL_REGFRC11CONTROL_REGA>7 < ]GACPUSYSLOCK1_BITSHIBBOOTMODE#_HIBBOOTMODEIORESTOREADDR#_IORESTOREADDRPIEVERRADDR #_PIEVERRADDRPCLKCR0 #_PCLKCR0PCLKCR1 #_PCLKCR1PCLKCR2 #_PCLKCR2PCLKCR3 #_PCLKCR3PCLKCR4#_PCLKCR4PCLKCR5#_PCLKCR5PCLKCR6#_PCLKCR6PCLKCR7#_PCLKCR7PCLKCR8#_PCLKCR8PCLKCR9#_PCLKCR9PCLKCR10#_PCLKCR10PCLKCR11#_PCLKCR11PCLKCR12#_PCLKCR12PCLKCR13#_PCLKCR13PCLKCR14#_PCLKCR14PCLKCR15 #_PCLKCR15PCLKCR16 #_PCLKCR16SECMSEL #_SECMSELLPMCR #_LPMCRGPIOLPMSEL0 #_GPIOLPMSEL0GPIOLPMSEL1#_GPIOLPMSEL1rsvd1#_rsvd15operator =___as__16CPUSYSLOCK1_BITSFRC16CPUSYSLOCK1_BITS>]  ]XCPUSYSLOCK1_REG all#mT_all bit#]_bit5Woperator =h___as__15CPUSYSLOCK1_REGFRC15CPUSYSLOCK1_REGb>X ] ~hbJCPUTIMER_REGS TIM#_TIM PRD# _PRD TCR#{_TCR rsvd1#_rsvd1 TPR#_TPR TPRH#_TPRH5Ioperator =d___as__13CPUTIMER_REGSFRC13CPUTIMER_REGST>~J O>~Ȋ_PCLKCR14 rsvd4#@_rsvd4 PCLKCR16#Bٌ_PCLKCR16 rsvd5#D9_rsvd5 SECMSEL#ts_SECMSEL LPMCR#v&_LPMCR GPIOLPMSEL0#xv_GPIOLPMSEL0 GPIOLPMSEL1#z_GPIOLPMSEL1 TMR2CLKCTL#|<_TMR2CLKCTL rsvd6#~_rsvd6 RESC#/_RESC5operator =6___as__12CPU_SYS_REGSFRC12CPU_SYS_REGS&>z !>z<, zL6&CTRIPHFILCLKCTL_BITSCLKPRESCALE #_CLKPRESCALErsvd1#_rsvd15operator =___as__20CTRIPHFILCLKCTL_BITSFRC20CTRIPHFILCLKCTL_BITS>L  LCTRIPHFILCLKCTL_REG all#_all bit#L_bit5operator =___as__19CTRIPHFILCLKCTL_REGFRC19CTRIPHFILCLKCTL_REG>  CTRIPHFILCTL_BITSrsvd1 #_rsvd1SAMPWIN#_SAMPWINTHRESH#_THRESHrsvd2#_rsvd2FILINIT#_FILINIT5operator =___as__17CTRIPHFILCTL_BITSFRC17CTRIPHFILCTL_BITS>  hCTRIPHFILCTL_REG all#_all bit#_bit5goperator =x___as__16CTRIPHFILCTL_REGFRC16CTRIPHFILCTL_REGr>h m xr9CTRIPLFILCLKCTL_BITSCLKPRESCALE #_CLKPRESCALErsvd1#_rsvd158operator =I___as__20CTRIPLFILCLKCTL_BITSFRC20CTRIPLFILCLKCTL_BITSC>9 > _ICCTRIPLFILCLKCTL_REG all#_all bit#_bit5operator =___as__19CTRIPLFILCLKCTL_REGFRC19CTRIPLFILCLKCTL_REG>_  _CTRIPLFILCTL_BITSrsvd1 #_rsvd1SAMPWIN#_SAMPWINTHRESH#_THRESHrsvd2#_rsvd2FILINIT#_FILINIT5operator = ___as__17CTRIPLFILCTL_BITSFRC17CTRIPLFILCTL_BITS>  # CTRIPLFILCTL_REG all#_all bit#_bit5operator =___as__16CTRIPLFILCTL_REGFRC16CTRIPLFILCTL_REG>#  #DACCTL_BITSDACREFSEL#_DACREFSELrsvd1#_rsvd1LOADMODE #_LOADMODErsvd2 #_rsvd2SYNCSEL#_SYNCSELrsvd3#_rsvd35operator =___as__11DACCTL_BITSFRC11DACCTL_BITS>  aDACCTL_REG all#_all bit#_bit5`operator =q___as__10DACCTL_REGFRC10DACCTL_REGk>a f qkDACHVALA_BITSDACVAL #_DACVALrsvd1#_rsvd15operator =#___as__13DACHVALA_BITSFRC13DACHVALA_BITS>  9#DACHVALA_REG all#_all bit#_bit5operator =___as__12DACHVALA_REGFRC12DACHVALA_REG>9  9fDACHVALS_BITSDACVAL #_DACVALrsvd1#_rsvd15eoperator =v___as__13DACHVALS_BITSFRC13DACHVALS_BITSp>f k vpDACHVALS_REG all#_all bit#_bit5operator =___as__12DACHVALS_REGFRC12DACHVALS_REG>  -DACLOCK_BITSDACCTL#_DACCTLDACVAL#_DACVALDACOUTEN #_DACOUTENrsvd1 #_rsvd1KEY#_KEY5operator =___as__12DACLOCK_BITSFRC12DACLOCK_BITS >-  -( DACLOCK_REG all#_all bit#-_bit5operator =___as__11DACLOCK_REGFRC11DACLOCK_REG>(  (RDACLVALA_BITSDACVAL #_DACVALrsvd1#_rsvd15Qoperator =b___as__13DACLVALA_BITSFRC13DACLVALA_BITS\>R W xb\DACLVALA_REG all#_all bit#_bit5operator =___as__12DACLVALA_REGFRC12DACLVALA_REG>x  xDACLVALS_BITSDACVAL #_DACVALrsvd1#_rsvd15operator =___as__13DACLVALS_BITSFRC13DACLVALS_BITS>  FDACLVALS_REG all#_all bit#_bit5Eoperator =V___as__12DACLVALS_REGFRC12DACLVALS_REGP>F K lVPDACOUTEN_BITSDACOUTEN#_DACOUTENrsvd1#_rsvd15operator = ___as__13DACOUTEN_BITSFRC13DACOUTEN_BITS>l  l" DACOUTEN_REG all#_all bit#l_bit5operator =___as__12DACOUTEN_REGFRC12DACOUTEN_REG>"  "CDACREV_BITSREV#_REVrsvd1#_rsvd15Boperator =S___as__11DACREV_BITSFRC11DACREV_BITSM>C H iSMDACREV_REG all#_all bit#_bit5operator =___as__10DACREV_REGFRC10DACREV_REG>i  iDACTRIM_BITSOFFSET_TRIM#_OFFSET_TRIMrsvd1#_rsvd1rsvd2#_rsvd25operator =___as__12DACTRIM_BITSFRC12DACTRIM_BITS>  MDACTRIM_REG all#_all bit#_bit5Loperator =]___as__11DACTRIM_REGFRC11DACTRIM_REGW>M R s]WDACVALA_BITSDACVALA #_DACVALArsvd1#_rsvd15operator =___as__12DACVALA_BITSFRC12DACVALA_BITS>s  s$DACVALA_REG all#_all bit#s_bit5operator =___as__11DACVALA_REGFRC11DACVALA_REG>$  $MDACVALS_BITSDACVALS #_DACVALSrsvd1#_rsvd15Loperator =]___as__12DACVALS_BITSFRC12DACVALS_BITSW>M R s]WDACVALS_REG all#_all bit#_bit5operator =___as__11DACVALS_REGFRC11DACVALS_REG>s  sDAC_REGS DACREV#i_DACREV DACCTL#_DACCTL DACVALA#$_DACVALA DACVALS#s_DACVALS DACOUTEN#"_DACOUTEN DACLOCK#(_DACLOCK DACTRIM#_DACTRIM5 operator =(___as__8DAC_REGSFRC8DAC_REGS> >< >(DCSM_COMMON_REGS FLSEM#wP_FLSEM SECTSTAT#v_SECTSTAT RAMSTAT#'_RAMSTAT5operator =___as__16DCSM_COMMON_REGSFRC16DCSM_COMMON_REGS>> >>< >lDCSM_Z1_REGS" Z1_LINKPOINTER#q_Z1_LINKPOINTER Z1_OTPSECLOCK#5_Z1_OTPSECLOCK Z1_BOOTCTRL#_Z1_BOOTCTRL Z1_LINKPOINTERERR#mT_Z1_LINKPOINTERERR rsvd1#d_rsvd1 Z1_CSMKEY0#mT_Z1_CSMKEY0 Z1_CSMKEY1#mT_Z1_CSMKEY1 Z1_CSMKEY2#mT_Z1_CSMKEY2 Z1_CSMKEY3#mT_Z1_CSMKEY3 rsvd2#_rsvd2 Z1_CR#ݸ_Z1_CR Z1_GRABSECTR#_Z1_GRABSECTR Z1_GRABRAMR#_Z1_GRABRAMR Z1_EXEONLYSECTR#%_Z1_EXEONLYSECTR Z1_EXEONLYRAMR# e_Z1_EXEONLYRAMR5koperator =___as__12DCSM_Z1_REGSFRC12DCSM_Z1_REGSv>l q><| vDCSM_Z2_REGS" Z2_LINKPOINTER#]_Z2_LINKPOINTER Z2_OTPSECLOCK#!_Z2_OTPSECLOCK Z2_BOOTCTRL#_Z2_BOOTCTRL Z2_LINKPOINTERERR#mT_Z2_LINKPOINTERERR rsvd1#d_rsvd1 Z2_CSMKEY0#mT_Z2_CSMKEY0 Z2_CSMKEY1#mT_Z2_CSMKEY1 Z2_CSMKEY2#mT_Z2_CSMKEY2 Z2_CSMKEY3#mT_Z2_CSMKEY3 rsvd2#_rsvd2 Z2_CR#_Z2_CR Z2_GRABSECTR#_Z2_GRABSECTR Z2_GRABRAMR#_Z2_GRABRAMR Z2_EXEONLYSECTR#_Z2_EXEONLYSECTR Z2_EXEONLYRAMR# Q_Z2_EXEONLYRAMR5operator =___as__12DCSM_Z2_REGSFRC12DCSM_Z2_REGS> >< DEBUGCTRL_BITSrsvd1#_rsvd1FREE#_FREE5operator =___as__14DEBUGCTRL_BITSFRC14DEBUGCTRL_BITS>  JDEBUGCTRL_REG all#_all bit#_bit5Ioperator =Z___as__13DEBUGCTRL_REGFRC13DEBUGCTRL_REGT>J O pZT&DMACHSRCSEL1_BITSCH1#_CH1CH2#_CH2CH3#_CH3CH4#_CH45%operator =6___as__17DMACHSRCSEL1_BITSFRC17DMACHSRCSEL1_BITS0>p& + pL60DMACHSRCSEL1_REG all#mT_all bit#p_bit5operator =___as__16DMACHSRCSEL1_REGFRC16DMACHSRCSEL1_REG>L  LDMACHSRCSEL2_BITSCH5#_CH5CH6#_CH6rsvd1#_rsvd15operator =___as__17DMACHSRCSEL2_BITSFRC17DMACHSRCSEL2_BITS>  LDMACHSRCSEL2_REG all#mT_all bit#_bit5Koperator =\___as__16DMACHSRCSEL2_REGFRC16DMACHSRCSEL2_REGV>L Q r\V]DMACHSRCSELLOCK_BITSDMACHSRCSEL1#_DMACHSRCSEL1DMACHSRCSEL2#_DMACHSRCSEL2rsvd1#_rsvd1rsvd2#_rsvd25\operator =m___as__20DMACHSRCSELLOCK_BITSFRC20DMACHSRCSELLOCK_BITSg>r] b rmgDMACHSRCSELLOCK_REG all#mT_all bit#r_bit5operator =#___as__19DMACHSRCSELLOCK_REGFRC19DMACHSRCSELLOCK_REG>  9#DMACTRL_BITSHARDRESET#_HARDRESETPRIORITYRESET#_PRIORITYRESETrsvd1#_rsvd15operator =___as__12DMACTRL_BITSFRC12DMACTRL_BITS>9  9DMACTRL_REG all#_all bit#9_bit5operator =___as__11DMACTRL_REGFRC11DMACTRL_REG>  EDMA_CLA_SRC_SEL_REGS CLA1TASKSRCSELLOCK#5K_CLA1TASKSRCSELLOCK rsvd1#_rsvd1 DMACHSRCSELLOCK#_DMACHSRCSELLOCK CLA1TASKSRCSEL1#G_CLA1TASKSRCSEL1 CLA1TASKSRCSEL2#YI_CLA1TASKSRCSEL2 rsvd2# V_rsvd2 DMACHSRCSEL1#L_DMACHSRCSEL1 DMACHSRCSEL2#_DMACHSRCSEL25Doperator =____as__20DMA_CLA_SRC_SEL_REGSFRC20DMA_CLA_SRC_SEL_REGSO>E J>u >u< u! DRR1_BITSLWLB#_LWLBLWHB#_LWHB5operator =___as__9DRR1_BITSFRC9DRR1_BITS>!  !,DRR1_REG all#_all bit#!_bit5+operator =<___as__8DRR1_REGFRC8DRR1_REG6>, 1 R<6DRR2_BITSHWLB#_HWLBHWHB#_HWHB5operator =___as__9DRR2_BITSFRC9DRR2_BITS>R  R]DRR2_REG all#_all bit#R_bit5\operator =m___as__8DRR2_REGFRC8DRR2_REGg>] b mgDXR1_BITSLWLB#_LWLBLWHB#_LWHB5operator = ___as__9DXR1_BITSFRC9DXR1_BITS>  ! DXR1_REG all#_all bit#_bit5operator =___as__8DXR1_REGFRC8DXR1_REG>!  !,DXR2_BITSHWLB#_HWLBHWHB#_HWHB5+operator =<___as__9DXR2_BITSFRC9DXR2_BITS6>, 1 R<6DXR2_REG all#_all bit#_bit5operator =___as__8DXR2_REGFRC8DXR2_REG>R  R%DxACCPROT0_BITSrsvd1#_rsvd1FETCHPROT_D0#_FETCHPROT_D0CPUWRPROT_D0#_CPUWRPROT_D0rsvd2#_rsvd2FETCHPROT_D1#_FETCHPROT_D1CPUWRPROT_D1#_CPUWRPROT_D1rsvd3#_rsvd35$operator =5___as__15DxACCPROT0_BITSFRC15DxACCPROT0_BITS/>% * K5/DxACCPROT0_REG all#mT_all bit#_bit5operator =___as__14DxACCPROT0_REGFRC14DxACCPROT0_REG>K  KDxCOMMIT_BITSrsvd1#_rsvd1COMMIT_D0 #_COMMIT_D0COMMIT_D1 #_COMMIT_D1rsvd2 #_rsvd2rsvd3#_rsvd35operator =___as__13DxCOMMIT_BITSFRC13DxCOMMIT_BITS>  uDxCOMMIT_REG all#mT_all bit#_bit5toperator =___as__12DxCOMMIT_REGFRC12DxCOMMIT_REG>u z DxINITDONE_BITSINITDONE_M0#_INITDONE_M0INITDONE_M1#_INITDONE_M1INITDONE_D0 #_INITDONE_D0INITDONE_D1 #_INITDONE_D1rsvd1 #_rsvd1rsvd2#_rsvd25operator =___as__15DxINITDONE_BITSFRC15DxINITDONE_BITS>  bDxINITDONE_REG all#mT_all bit#_bit5aoperator =r___as__14DxINITDONE_REGFRC14DxINITDONE_REGl>b g rl|DxINIT_BITSINIT_M0#_INIT_M0INIT_M1#_INIT_M1INIT_D0 #_INIT_D0INIT_D1 #_INIT_D1rsvd1 #_rsvd1rsvd2#_rsvd25{operator =___as__11DxINIT_BITSFRC11DxINIT_BITS>|  DxINIT_REG all#mT_all bit#_bit5operator ='___as__10DxINIT_REGFRC10DxINIT_REG!>  ='!DxLOCK_BITSrsvd1#_rsvd1LOCK_D0 #_LOCK_D0LOCK_D1 #_LOCK_D1rsvd2 #_rsvd2rsvd3#_rsvd35operator =!___as__11DxLOCK_BITSFRC11DxLOCK_BITS>=  =7!DxLOCK_REG all#mT_all bit#=_bit5operator =___as__10DxLOCK_REGFRC10DxLOCK_REG>7  7DxTEST_BITSTEST_M0#_TEST_M0TEST_M1 #_TEST_M1TEST_D0 #_TEST_D0TEST_D1#_TEST_D1rsvd1#_rsvd1rsvd2#_rsvd25operator =___as__11DxTEST_BITSFRC11DxTEST_BITS>  a DxTEST_REG all#mT_all bit#_bit5` operator =q ___as__10DxTEST_REGFRC10DxTEST_REGk >a  f   q k  ECAP_REGS TSCTR#mT_TSCTR CTRPHS#mT_CTRPHS CAP1#mT_CAP1 CAP2#mT_CAP2 CAP3#mT_CAP3 CAP4# mT_CAP4 rsvd1# d_rsvd1 ECCTL1#_ECCTL1 ECCTL2#_ECCTL2 ECEINT#u_ECEINT ECFLG#e_ECFLG ECCLR#v _ECCLR ECFRC#T_ECFRC5 operator = ___as__9ECAP_REGSFRC9ECAP_REGS >   > <  !   P ECCLR_BITSINT#_INTCEVT1#_CEVT1CEVT2 #_CEVT2CEVT3 #_CEVT3CEVT4 #_CEVT4CTROVF #_CTROVFCTR_PRD #_CTR_PRDCTR_CMP#_CTR_CMPrsvd1#_rsvd15O operator =` ___as__10ECCLR_BITSFRC10ECCLR_BITSZ >! P  U  ! v ` Z  ECCLR_REG all#_all bit#! _bit5 operator = ___as__9ECCLR_REGFRC9ECCLR_REG >v    v    ECCTL1_BITSCAP1POL#_CAP1POLCTRRST1#_CTRRST1CAP2POL #_CAP2POLCTRRST2 #_CTRRST2CAP3POL #_CAP3POLCTRRST3 #_CTRRST3CAP4POL #_CAP4POLCTRRST4#_CTRRST4CAPLDEN#_CAPLDENPRESCALE#_PRESCALEFREE_SOFT#_FREE_SOFT5operator =___as__11ECCTL1_BITSFRC11ECCTL1_BITS>   5ECCTL1_REG all#_all bit# _bit54operator =E___as__10ECCTL1_REGFRC10ECCTL1_REG?>5 : [E?ECCTL2_BITSCONT_ONESHT#_CONT_ONESHTSTOP_WRAP #_STOP_WRAPREARM #_REARMTSCTRSTOP #_TSCTRSTOPSYNCI_EN #_SYNCI_ENSYNCO_SEL#_SYNCO_SELSWSYNC#_SWSYNCCAP_APWM#_CAP_APWMAPWMPOL#_APWMPOLrsvd1#_rsvd15operator =___as__11ECCTL2_BITSFRC11ECCTL2_BITS>[  [pECCTL2_REG all#_all bit#[_bit5ooperator =___as__10ECCTL2_REGFRC10ECCTL2_REGz>p u z@ECC_ENABLE_BITSENABLE #_ENABLErsvd1 #_rsvd1rsvd2#_rsvd25?operator =P___as__15ECC_ENABLE_BITSFRC15ECC_ENABLE_BITSJ>@ E fPJECC_ENABLE_REG all#mT_all bit#_bit5operator =___as__14ECC_ENABLE_REGFRC14ECC_ENABLE_REG>f  f OECEINT_BITSrsvd1#_rsvd1CEVT1#_CEVT1CEVT2 #_CEVT2CEVT3 #_CEVT3CEVT4 #_CEVT4CTROVF #_CTROVFCTR_EQ_PRD #_CTR_EQ_PRDCTR_EQ_CMP#_CTR_EQ_CMPrsvd2#_rsvd25Noperator =____as__11ECEINT_BITSFRC11ECEINT_BITSY> O T u_YECEINT_REG all#_all bit# _bit5operator =___as__10ECEINT_REGFRC10ECEINT_REG>u  u?ECFLG_BITSINT#_INTCEVT1#_CEVT1CEVT2 #_CEVT2CEVT3 #_CEVT3CEVT4 #_CEVT4CTROVF #_CTROVFCTR_PRD #_CTR_PRDCTR_CMP#_CTR_CMPrsvd1#_rsvd15>operator =O___as__10ECFLG_BITSFRC10ECFLG_BITSI>? D eOIECFLG_REG all#_all bit#_bit5operator =___as__9ECFLG_REGFRC9ECFLG_REG>e  e.ECFRC_BITSrsvd1#_rsvd1CEVT1#_CEVT1CEVT2 #_CEVT2CEVT3 #_CEVT3CEVT4 #_CEVT4CTROVF #_CTROVFCTR_PRD #_CTR_PRDCTR_CMP#_CTR_CMPrsvd2#_rsvd25-operator =>___as__10ECFRC_BITSFRC10ECFRC_BITS8>. 3 T>8ECFRC_REG all#_all bit#_bit5operator =___as__9ECFRC_REGFRC9ECFRC_REG>T  TEMIF1ACCPROT0_BITSFETCHPROT_EMIF1#_FETCHPROT_EMIF1CPUWRPROT_EMIF1#_CPUWRPROT_EMIF1DMAWRPROT_EMIF1 #_DMAWRPROT_EMIF1rsvd1 #_rsvd1rsvd2#_rsvd25operator =___as__18EMIF1ACCPROT0_BITSFRC18EMIF1ACCPROT0_BITS>  -EMIF1ACCPROT0_REG all#mT_all bit#_bit5operator =___as__17EMIF1ACCPROT0_REGFRC17EMIF1ACCPROT0_REG>-  -EMIF1COMMIT_BITSCOMMIT_EMIF1#_COMMIT_EMIF1rsvd1#_rsvd1rsvd2#_rsvd25operator =___as__16EMIF1COMMIT_BITSFRC16EMIF1COMMIT_BITS>  @EMIF1COMMIT_REG all#mT_all bit#_bit5?operator =P___as__15EMIF1COMMIT_REGFRC15EMIF1COMMIT_REGJ>@ E fPJEMIF1LOCK_BITSLOCK_EMIF1#_LOCK_EMIF1rsvd1#_rsvd1rsvd2#_rsvd25operator =%___as__14EMIF1LOCK_BITSFRC14EMIF1LOCK_BITS>f  f;%EMIF1LOCK_REG all#mT_all bit#f_bit5operator =___as__13EMIF1LOCK_REGFRC13EMIF1LOCK_REG>;  ;EMIF1MSEL_BITSMSEL_EMIF1#_MSEL_EMIF1rsvd1 #_rsvd1KEY#mT_KEY5operator =___as__14EMIF1MSEL_BITSFRC14EMIF1MSEL_BITS>  .EMIF1MSEL_REG all#mT_all bit#_bit5-operator =>___as__13EMIF1MSEL_REGFRC13EMIF1MSEL_REG8>. 3 T>8T EMIF1_CONFIG_REGS EMIF1LOCK#;_EMIF1LOCK EMIF1COMMIT#_EMIF1COMMIT EMIF1MSEL#_EMIF1MSEL rsvd1#_rsvd1 EMIF1ACCPROT0#-_EMIF1ACCPROT05S operator =n ___as__17EMIF1_CONFIG_REGSFRC17EMIF1_CONFIG_REGS^ >TT  Y >T " "> <# 5##/EPWM_REGS TBCTL#e_TBCTL TBCTL2#c_TBCTL2 rsvd1#_rsvd1 TBCTR#_TBCTR TBSTS#Mh_TBSTS rsvd2#_rsvd2 CMPCTL#)_CMPCTL CMPCTL2# _CMPCTL2 rsvd3# _rsvd3 DBCTL# _DBCTL DBCTL2# _DBCTL2 rsvd4#_rsvd4 AQCTL#* _AQCTL AQTSRCSEL#6 _AQTSRCSEL rsvd5#_rsvd5 PCCTL#a_PCCTL rsvd6#_rsvd6 VCAPCTL#_VCAPCTL VCNTCFG#r_VCNTCFG rsvd7#,_rsvd7 HRCNFG# 4[_HRCNFG HRPWR#!"`_HRPWR rsvd8#":_rsvd8 HRMSTEP#&\_HRMSTEP HRCNFG2#'X_HRCNFG2 rsvd9#(H_rsvd9 HRPCTL#-J^_HRPCTL TRREM#.i_TRREM rsvd10#/H_rsvd10 GLDCTL#4"W_GLDCTL GLDCFG#5S_GLDCFG rsvd11#6_rsvd11 EPWMXLINK#8T5_EPWMXLINK rsvd12#:,_rsvd12 AQCTLA#@_AQCTLA AQCTLA2#A8_AQCTLA2 AQCTLB#B_AQCTLB AQCTLB2#C`_AQCTLB2 rsvd13#D_rsvd13 AQSFRC#G _AQSFRC rsvd14#H_rsvd14 AQCSFRC#I_AQCSFRC rsvd15#J,_rsvd15 DBREDHR#P3_DBREDHR DBRED#Qx_DBRED DBFEDHR#Rw_DBFEDHR DBFED#S_DBFED rsvd16#TV_rsvd16 TBPHS#`f_TBPHS TBPRDHR#b_TBPRDHR TBPRD#c_TBPRD rsvd17#d,_rsvd17 CMPA#j| _CMPA CMPB#l_CMPB rsvd18#n_rsvd18 CMPC#o_CMPC rsvd19#p_rsvd19 CMPD#q_CMPD rsvd20#r_rsvd20 GLDCTL2#tXU_GLDCTL2 rsvd21#u_rsvd21 SWVDELVAL#w_SWVDELVAL rsvd22#xd_rsvd22 TZSEL#_TZSEL rsvd23#_rsvd23 TZDCSEL#w_TZDCSEL rsvd24#_rsvd24 TZCTL#v_TZCTL TZCTL2#p_TZCTL2 TZCTLDCA#r_TZCTLDCA TZCTLDCB#Ut_TZCTLDCB rsvd25#H_rsvd25 TZEINT#y_TZEINT rsvd26#H_rsvd26 TZFLG#n{_TZFLG TZCBCFLG#im_TZCBCFLG TZOSTFLG#"_TZOSTFLG rsvd27#_rsvd27 TZCLR#co_TZCLR TZCBCCLR#tk_TZCBCCLR TZOSTCLR#-_TZOSTCLR rsvd28#_rsvd28 TZFRC#C}_TZFRC rsvd29#d_rsvd29 ETSEL#O_ETSEL rsvd30#_rsvd30 ETPS#M_ETPS rsvd31#_rsvd31 ETFLG#H_ETFLG rsvd32#_rsvd32 ETCLR#C_ETCLR rsvd33#_rsvd33 ETFRC#6J_ETFRC rsvd34#_rsvd34 ETINTPS#K_ETINTPS rsvd35#_rsvd35 ETSOCPS#PQ_ETSOCPS rsvd36#_rsvd36 ETCNTINITCTL#E_ETCNTINITCTL rsvd37#_rsvd37 ETCNTINIT#.G_ETCNTINIT rsvd38#r_rsvd38 DCTRIPSEL#Y3_DCTRIPSEL rsvd39#_rsvd39 DCACTL#_DCACTL DCBCTL#;'_DCBCTL rsvd40#_rsvd40 DCFCTL#1_DCFCTL DCCAPCTL#/_DCCAPCTL DCFOFFSET#_DCFOFFSET DCFOFFSETCNT#_DCFOFFSETCNT DCFWINDOW#_DCFWINDOW DCFWINDOWCNT#_DCFWINDOWCNT rsvd41#_rsvd41 DCCAP#_DCCAP rsvd42#_rsvd42 DCAHTRIPSEL#!_DCAHTRIPSEL DCALTRIPSEL#%_DCALTRIPSEL DCBHTRIPSEL#u*_DCBHTRIPSEL DCBLTRIPSEL#-_DCBLTRIPSEL rsvd43#_rsvd43 HWVDELVAL#_HWVDELVAL VCNTVAL#_VCNTVAL5/operator =B___as__9EPWM_REGSFRC9EPWM_REGSyB72EQEP_REGS" QPOSCNT#mT_QPOSCNT QPOSINIT#mT_QPOSINIT QPOSMAX#mT_QPOSMAX QPOSCMP#mT_QPOSCMP QPOSILAT#mT_QPOSILAT QPOSSLAT# mT_QPOSSLAT QPOSLAT# mT_QPOSLAT QUTMR#mT_QUTMR QUPRD#mT_QUPRD QWDTMR#_QWDTMR QWDPRD#_QWDPRD QDECCTL#_QDECCTL QEPCTL#_QEPCTL QCAPCTL#_QCAPCTL QPOSCTL#"_QPOSCTL QEINT#_QEINT QFLG#_QFLG QCLR#_QCLR QFRC#!_QFRC QEPSTS#_QEPSTS QCTMR#_QCTMR QCPRD#_QCPRD QCTMRLAT#_QCTMRLAT QCPRDLAT# _QCPRDLAT562operator =Q2___as__9EQEP_REGSFRC9EQEP_REGSA2>/72 <2>/g22 2 g23323ERR_CNT_REG all#mT_all bit#g2_bit53operator =3___as__11ERR_CNT_REGFRC11ERR_CNT_REG3>33 3 33334ERR_INTCLR_BITSSINGLE_ERR_INTCLR#_SINGLE_ERR_INTCLRUNC_ERR_INTCLR#_UNC_ERR_INTCLRrsvd1#_rsvd1rsvd2#_rsvd254operator =4___as__15ERR_INTCLR_BITSFRC15ERR_INTCLR_BITS4>34 4 3444G5ERR_INTCLR_REG all#mT_all bit#3_bit5F5operator =W5___as__14ERR_INTCLR_REGFRC14ERR_INTCLR_REGQ5>4G5 L5 4m5W5Q5W6ERR_INTFLG_BITSSINGLE_ERR_INTFLG#_SINGLE_ERR_INTFLGUNC_ERR_INTFLG#_UNC_ERR_INTFLGrsvd1#_rsvd1rsvd2#_rsvd25V6operator =g6___as__15ERR_INTFLG_BITSFRC15ERR_INTFLG_BITSa6>m5W6 \6 m5}6g6a66ERR_INTFLG_REG all#mT_all bit#m5_bit56operator =7___as__14ERR_INTFLG_REGFRC14ERR_INTFLG_REG7>}66 7 }6$777_8ERR_POS_BITSERR_POS_L #_ERR_POS_Lrsvd1#_rsvd1ERR_TYPE_L#_ERR_TYPE_Lrsvd2#_rsvd2ERR_POS_H #_ERR_POS_Hrsvd3#_rsvd3ERR_TYPE_H#_ERR_TYPE_Hrsvd4#_rsvd45^8operator =o8___as__12ERR_POS_BITSFRC12ERR_POS_BITSi8>$7_8 d8 $78o8i88ERR_POS_REG all#mT_all bit#$7_bit58operator = 9___as__11ERR_POS_REGFRC11ERR_POS_REG9>88 9 8#9 99k:ERR_STATUS_BITSFAIL_0_L#_FAIL_0_LFAIL_1_L#_FAIL_1_LUNC_ERR_L #_UNC_ERR_Lrsvd1 #_rsvd1FAIL_0_H#_FAIL_0_HFAIL_1_H#_FAIL_1_HUNC_ERR_H #_UNC_ERR_Hrsvd2 #_rsvd25j:operator ={:___as__15ERR_STATUS_BITSFRC15ERR_STATUS_BITSu:>#9k: p: #9:{:u:<ERR_STATUS_CLR_BITSFAIL_0_L_CLR#_FAIL_0_L_CLRFAIL_1_L_CLR#_FAIL_1_L_CLRUNC_ERR_L_CLR #_UNC_ERR_L_CLRrsvd1 #_rsvd1FAIL_0_H_CLR#_FAIL_0_H_CLRFAIL_1_H_CLR#_FAIL_1_H_CLRUNC_ERR_H_CLR #_UNC_ERR_H_CLRrsvd2 #_rsvd25<operator =%<___as__19ERR_STATUS_CLR_BITSFRC19ERR_STATUS_CLR_BITS<>:< < :;<%<<<ERR_STATUS_CLR_REG all#mT_all bit#:_bit5<operator =<___as__18ERR_STATUS_CLR_REGFRC18ERR_STATUS_CLR_REG<>;<< < ;<<<<o=ERR_STATUS_REG all#mT_all bit##9_bit5n=operator ==___as__14ERR_STATUS_REGFRC14ERR_STATUS_REGy=><o= t= <==y=>>ERR_THRESHOLD_BITSERR_THRESHOLD#_ERR_THRESHOLDrsvd1#_rsvd15=>operator =N>___as__18ERR_THRESHOLD_BITSFRC18ERR_THRESHOLD_BITSH>>=>> C> =d>N>H>>ERR_THRESHOLD_REG all#mT_all bit#=_bit5>operator =>___as__17ERR_THRESHOLD_REGFRC17ERR_THRESHOLD_REG>>d>> > d>?>>?FADDR_TEST_BITSrsvd1 #_rsvd1ADDRL #_ADDRLADDRH #_ADDRHrsvd2 #_rsvd25?operator =?___as__15FADDR_TEST_BITSFRC15FADDR_TEST_BITS?>?? ? ????{@FADDR_TEST_REG all#mT_all bit#?_bit5z@operator =@___as__14FADDR_TEST_REGFRC14FADDR_TEST_REG@>?{@ @ ?@@@9AFBAC_BITSVREADST#_VREADSTrsvd1#_rsvd1rsvd2#_rsvd258Aoperator =IA___as__9FBAC_BITSFRC9FBAC_BITSCA>@9A >A @_AIACAAFBAC_REG all#mT_all bit#@_bit5Aoperator =A___as__8FBAC_REGFRC8FBAC_REGA>_AA A _AAAABFBFALLBACK_BITSBNKPWR0#_BNKPWR0rsvd1#_rsvd1rsvd2#_rsvd25Boperator =B___as__15FBFALLBACK_BITSFRC15FBFALLBACK_BITSB>AB B ABBBECFBFALLBACK_REG all#mT_all bit#A_bit5DCoperator =UC___as__14FBFALLBACK_REGFRC14FBFALLBACK_REGOC>BEC JC BkCUCOC'DFBPRDY_BITSBANKRDY#_BANKRDYrsvd1#_rsvd1PUMPRDY#_PUMPRDYrsvd2#_rsvd25&Doperator =7D___as__11FBPRDY_BITSFRC11FBPRDY_BITS1D>kC'D ,D kCMD7D1DDFBPRDY_REG all#mT_all bit#kC_bit5Doperator =D___as__10FBPRDY_REGFRC10FBPRDY_REGD>MDD D MDDDDEFECC_CTRL_BITSECC_TEST_EN#_ECC_TEST_ENECC_SELECT#_ECC_SELECTDO_ECC_CALC #_DO_ECC_CALCrsvd1 #_rsvd1rsvd2#_rsvd25Eoperator =E___as__14FECC_CTRL_BITSFRC14FECC_CTRL_BITSE>DE E DFEEFFECC_CTRL_REG all#mT_all bit#D_bit5Foperator =F___as__13FECC_CTRL_REGFRC13FECC_CTRL_REGF>FF F FFFFGFECC_STATUS_BITSSINGLE_ERR#_SINGLE_ERRUNC_ERR#_UNC_ERRDATA_ERR_POS#_DATA_ERR_POSERR_TYPE#_ERR_TYPErsvd1#_rsvd1rsvd2#_rsvd25Goperator =G___as__16FECC_STATUS_BITSFRC16FECC_STATUS_BITSG>FG G FGGGhHFECC_STATUS_REG all#mT_all bit#F_bit5gHoperator =xH___as__15FECC_STATUS_REGFRC15FECC_STATUS_REGrH>GhH mH GHxHrH/IFECC_TEST_BITSECC#_ECCrsvd1#_rsvd1rsvd2#_rsvd25.Ioperator =?I___as__14FECC_TEST_BITSFRC14FECC_TEST_BITS9I>H/I 4I HUI?I9IIFECC_TEST_REG all#mT_all bit#H_bit5Ioperator =I___as__13FECC_TEST_REGFRC13FECC_TEST_REGI>UII I UIIIIWKFLASH_CTRL_REGS FRDCNTL#,V_FRDCNTL rsvd1#U_rsvd1 FBAC#_A_FBAC FBFALLBACK# B_FBFALLBACK FBPRDY#"MD_FBPRDY FPAC1#$T_FPAC1 rsvd2#&:_rsvd2 FMSTAT#*CS_FMSTAT rsvd3#,c_rsvd3 FRD_INTF_CTRL#W_FRD_INTF_CTRL5VKoperator =qK___as__15FLASH_CTRL_REGSFRC15FLASH_CTRL_REGSaK>IWK \K>I_ERR_THRESHOLD ERR_INTFLG#}6_ERR_INTFLG ERR_INTCLR#4_ERR_INTCLR FDATAH_TEST#mT_FDATAH_TEST FDATAL_TEST#mT_FDATAL_TEST FADDR_TEST#?_FADDR_TEST FECC_TEST#UI_FECC_TEST FECC_CTRL# F_FECC_CTRL FOUTH_TEST#"mT_FOUTH_TEST FOUTL_TEST#$mT_FOUTL_TEST FECC_STATUS#&G_FECC_STATUS5Noperator =N___as__14FLASH_ECC_REGSFRC14FLASH_ECC_REGSN>KN N>KNxO }O>NOQP VP OwPaP[PPFLSEM_REG all#mT_all bit#O_bit5Poperator =P___as__9FLSEM_REGFRC9FLSEM_REGP>wPP P wP QPPSFMSTAT_BITSrsvd1#_rsvd1PSUSP#_PSUSPESUSP #_ESUSPVOLTSTAT #_VOLTSTATCSTAT #_CSTATINVDAT #_INVDATPGM #_PGMERS#_ERSBUSY#_BUSYrsvd2#_rsvd2EV#_EVrsvd3#_rsvd3PGV#_PGVrsvd4#_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7rsvd8#_rsvd8rsvd9#_rsvd95Soperator =-S___as__11FMSTAT_BITSFRC11FMSTAT_BITS'S> QS "S QCS-S'SSFMSTAT_REG all#mT_all bit# Q_bit5Soperator =S___as__10FMSTAT_REGFRC10FMSTAT_REGS>CSS S CSSSSTFPAC1_BITSPMPPWR#_PMPPWRrsvd1#_rsvd1PSLEEP #_PSLEEPrsvd2#_rsvd25Toperator =T___as__10FPAC1_BITSFRC10FPAC1_BITST>ST T STTT)UFPAC1_REG all#mT_all bit#S_bit5(Uoperator =9U___as__9FPAC1_REGFRC9FPAC1_REG3U>T)U .U TOU9U3UVFRDCNTL_BITSrsvd1#_rsvd1RWAIT#_RWAITrsvd2#_rsvd2rsvd3#_rsvd35Voperator =V___as__12FRDCNTL_BITSFRC12FRDCNTL_BITSV>OUV V OU,VVVVFRDCNTL_REG all#mT_all bit#OU_bit5Voperator =V___as__11FRDCNTL_REGFRC11FRDCNTL_REGV>,VV V ,VVVVWFRD_INTF_CTRL_BITSPREFETCH_EN#_PREFETCH_ENDATA_CACHE_EN#_DATA_CACHE_ENrsvd1#_rsvd1rsvd2#_rsvd25Woperator =W___as__18FRD_INTF_CTRL_BITSFRC18FRD_INTF_CTRL_BITSW>VW W VWWW_XFRD_INTF_CTRL_REG all#mT_all bit#V_bit5^Xoperator =oX___as__17FRD_INTF_CTRL_REGFRC17FRD_INTF_CTRL_REGiX>W_X dX WXoXiX \GPACLEAR_BITSGPIO0#_GPIO0GPIO1#_GPIO1GPIO2 #_GPIO2GPIO3 #_GPIO3GPIO4 #_GPIO4GPIO5 #_GPIO5GPIO6 #_GPIO6GPIO7#_GPIO7GPIO8#_GPIO8GPIO9#_GPIO9GPIO10#_GPIO10GPIO11#_GPIO11GPIO12#_GPIO12GPIO13#_GPIO13GPIO14#_GPIO14GPIO15#_GPIO15GPIO16#_GPIO16GPIO17#_GPIO17GPIO18 #_GPIO18GPIO19 #_GPIO19GPIO20 #_GPIO20GPIO21 #_GPIO21GPIO22 #_GPIO22GPIO23#_GPIO23GPIO24#_GPIO24GPIO25#_GPIO25GPIO26#_GPIO26GPIO27#_GPIO27GPIO28#_GPIO28GPIO29#_GPIO29GPIO30#_GPIO30GPIO31#_GPIO315 \operator =\___as__13GPACLEAR_BITSFRC13GPACLEAR_BITS\>X \ \ X1\\\\GPACLEAR_REG all#mT_all bit#X_bit5\operator =\___as__12GPACLEAR_REGFRC12GPACLEAR_REG\>1\\ \ 1\\\\R`GPADAT_BITSGPIO0#_GPIO0GPIO1#_GPIO1GPIO2 #_GPIO2GPIO3 #_GPIO3GPIO4 #_GPIO4GPIO5 #_GPIO5GPIO6 #_GPIO6GPIO7#_GPIO7GPIO8#_GPIO8GPIO9#_GPIO9GPIO10#_GPIO10GPIO11#_GPIO11GPIO12#_GPIO12GPIO13#_GPIO13GPIO14#_GPIO14GPIO15#_GPIO15GPIO16#_GPIO16GPIO17#_GPIO17GPIO18 #_GPIO18GPIO19 #_GPIO19GPIO20 #_GPIO20GPIO21 #_GPIO21GPIO22 #_GPIO22GPIO23#_GPIO23GPIO24#_GPIO24GPIO25#_GPIO25GPIO26#_GPIO26GPIO27#_GPIO27GPIO28#_GPIO28GPIO29#_GPIO29GPIO30#_GPIO30GPIO31#_GPIO315Q`operator =b`___as__11GPADAT_BITSFRC11GPADAT_BITS\`>\R` W` \x`b`\``GPADAT_REG all#mT_all bit#\_bit5`operator =`___as__10GPADAT_REGFRC10GPADAT_REG`>x`` ` x`a``dGPASET_BITSGPIO0#_GPIO0GPIO1#_GPIO1GPIO2 #_GPIO2GPIO3 #_GPIO3GPIO4 #_GPIO4GPIO5 #_GPIO5GPIO6 #_GPIO6GPIO7#_GPIO7GPIO8#_GPIO8GPIO9#_GPIO9GPIO10#_GPIO10GPIO11#_GPIO11GPIO12#_GPIO12GPIO13#_GPIO13GPIO14#_GPIO14GPIO15#_GPIO15GPIO16#_GPIO16GPIO17#_GPIO17GPIO18 #_GPIO18GPIO19 #_GPIO19GPIO20 #_GPIO20GPIO21 #_GPIO21GPIO22 #_GPIO22GPIO23#_GPIO23GPIO24#_GPIO24GPIO25#_GPIO25GPIO26#_GPIO26GPIO27#_GPIO27GPIO28#_GPIO28GPIO29#_GPIO29GPIO30#_GPIO30GPIO31#_GPIO315doperator =d___as__11GPASET_BITSFRC11GPASET_BITSd>ad d addd.eGPASET_REG all#mT_all bit#a_bit5-eoperator =>e___as__10GPASET_REGFRC10GPASET_REG8e>d.e 3e dTe>e8ehGPATOGGLE_BITSGPIO0#_GPIO0GPIO1#_GPIO1GPIO2 #_GPIO2GPIO3 #_GPIO3GPIO4 #_GPIO4GPIO5 #_GPIO5GPIO6 #_GPIO6GPIO7#_GPIO7GPIO8#_GPIO8GPIO9#_GPIO9GPIO10#_GPIO10GPIO11#_GPIO11GPIO12#_GPIO12GPIO13#_GPIO13GPIO14#_GPIO14GPIO15#_GPIO15GPIO16#_GPIO16GPIO17#_GPIO17GPIO18 #_GPIO18GPIO19 #_GPIO19GPIO20 #_GPIO20GPIO21 #_GPIO21GPIO22 #_GPIO22GPIO23#_GPIO23GPIO24#_GPIO24GPIO25#_GPIO25GPIO26#_GPIO26GPIO27#_GPIO27GPIO28#_GPIO28GPIO29#_GPIO29GPIO30#_GPIO30GPIO31#_GPIO315hoperator =h___as__14GPATOGGLE_BITSFRC14GPATOGGLE_BITSh>Teh h TeihhiGPATOGGLE_REG all#mT_all bit#Te_bit5ioperator =i___as__13GPATOGGLE_REGFRC13GPATOGGLE_REGi>ii i iiiiAmGPBCLEAR_BITSGPIO32#_GPIO32GPIO33#_GPIO33GPIO34 #_GPIO34GPIO35 #_GPIO35GPIO36 #_GPIO36GPIO37 #_GPIO37GPIO38 #_GPIO38GPIO39#_GPIO39GPIO40#_GPIO40GPIO41#_GPIO41GPIO42#_GPIO42GPIO43#_GPIO43GPIO44#_GPIO44GPIO45#_GPIO45GPIO46#_GPIO46GPIO47#_GPIO47GPIO48#_GPIO48GPIO49#_GPIO49GPIO50 #_GPIO50GPIO51 #_GPIO51GPIO52 #_GPIO52GPIO53 #_GPIO53GPIO54 #_GPIO54GPIO55#_GPIO55GPIO56#_GPIO56GPIO57#_GPIO57GPIO58#_GPIO58GPIO59#_GPIO59GPIO60#_GPIO60GPIO61#_GPIO61GPIO62#_GPIO62GPIO63#_GPIO635@moperator =Qm___as__13GPBCLEAR_BITSFRC13GPBCLEAR_BITSKm>iAm Fm igmQmKmmGPBCLEAR_REG all#mT_all bit#i_bit5moperator =m___as__12GPBCLEAR_REGFRC12GPBCLEAR_REGm>gmm m gmnmmqGPBDAT_BITSGPIO32#_GPIO32GPIO33#_GPIO33GPIO34 #_GPIO34GPIO35 #_GPIO35GPIO36 #_GPIO36GPIO37 #_GPIO37GPIO38 #_GPIO38GPIO39#_GPIO39GPIO40#_GPIO40GPIO41#_GPIO41GPIO42#_GPIO42GPIO43#_GPIO43GPIO44#_GPIO44GPIO45#_GPIO45GPIO46#_GPIO46GPIO47#_GPIO47GPIO48#_GPIO48GPIO49#_GPIO49GPIO50 #_GPIO50GPIO51 #_GPIO51GPIO52 #_GPIO52GPIO53 #_GPIO53GPIO54 #_GPIO54GPIO55#_GPIO55GPIO56#_GPIO56GPIO57#_GPIO57GPIO58#_GPIO58GPIO59#_GPIO59GPIO60#_GPIO60GPIO61#_GPIO61GPIO62#_GPIO62GPIO63#_GPIO635qoperator =q___as__11GPBDAT_BITSFRC11GPBDAT_BITSq>nq q nqqq7rGPBDAT_REG all#mT_all bit#n_bit56roperator =Gr___as__10GPBDAT_REGFRC10GPBDAT_REGAr>q7r ]ru u ]rvvuvGPBSET_REG all#mT_all bit#]r_bit5voperator =v___as__10GPBSET_REGFRC10GPBSET_REGv>vv v vvvvOzGPBTOGGLE_BITSGPIO32#_GPIO32GPIO33#_GPIO33GPIO34 #_GPIO34GPIO35 #_GPIO35GPIO36 #_GPIO36GPIO37 #_GPIO37GPIO38 #_GPIO38GPIO39#_GPIO39GPIO40#_GPIO40GPIO41#_GPIO41GPIO42#_GPIO42GPIO43#_GPIO43GPIO44#_GPIO44GPIO45#_GPIO45GPIO46#_GPIO46GPIO47#_GPIO47GPIO48#_GPIO48GPIO49#_GPIO49GPIO50 #_GPIO50GPIO51 #_GPIO51GPIO52 #_GPIO52GPIO53 #_GPIO53GPIO54 #_GPIO54GPIO55#_GPIO55GPIO56#_GPIO56GPIO57#_GPIO57GPIO58#_GPIO58GPIO59#_GPIO59GPIO60#_GPIO60GPIO61#_GPIO61GPIO62#_GPIO62GPIO63#_GPIO635Nzoperator =_z___as__14GPBTOGGLE_BITSFRC14GPBTOGGLE_BITSYz>vOz Tz vuz_zYzzGPBTOGGLE_REG all#mT_all bit#v_bit5zoperator ={___as__13GPBTOGGLE_REGFRC13GPBTOGGLE_REGz>uzz z uz{{z~GPCCLEAR_BITSGPIO64#_GPIO64GPIO65#_GPIO65GPIO66 #_GPIO66GPIO67 #_GPIO67GPIO68 #_GPIO68GPIO69 #_GPIO69GPIO70 #_GPIO70GPIO71#_GPIO71GPIO72#_GPIO72GPIO73#_GPIO73GPIO74#_GPIO74GPIO75#_GPIO75GPIO76#_GPIO76GPIO77#_GPIO77GPIO78#_GPIO78GPIO79#_GPIO79GPIO80#_GPIO80GPIO81#_GPIO81GPIO82 #_GPIO82GPIO83 #_GPIO83GPIO84 #_GPIO84GPIO85 #_GPIO85GPIO86 #_GPIO86GPIO87#_GPIO87GPIO88#_GPIO88GPIO89#_GPIO89GPIO90#_GPIO90GPIO91#_GPIO91GPIO92#_GPIO92GPIO93#_GPIO93GPIO94#_GPIO94GPIO95#_GPIO955~operator =~___as__13GPCCLEAR_BITSFRC13GPCCLEAR_BITS~>{~ ~ {~~~TGPCCLEAR_REG all#mT_all bit#{_bit5Soperator =d___as__12GPCCLEAR_REGFRC12GPCCLEAR_REG^>~T Y ~zd^GPCDAT_BITSGPIO64#_GPIO64GPIO65#_GPIO65GPIO66 #_GPIO66GPIO67 #_GPIO67GPIO68 #_GPIO68GPIO69 #_GPIO69GPIO70 #_GPIO70GPIO71#_GPIO71GPIO72#_GPIO72GPIO73#_GPIO73GPIO74#_GPIO74GPIO75#_GPIO75GPIO76#_GPIO76GPIO77#_GPIO77GPIO78#_GPIO78GPIO79#_GPIO79GPIO80#_GPIO80GPIO81#_GPIO81GPIO82 #_GPIO82GPIO83 #_GPIO83GPIO84 #_GPIO84GPIO85 #_GPIO85GPIO86 #_GPIO86GPIO87#_GPIO87GPIO88#_GPIO88GPIO89#_GPIO89GPIO90#_GPIO90GPIO91#_GPIO91GPIO92#_GPIO92GPIO93#_GPIO93GPIO94#_GPIO94GPIO95#_GPIO955 operator =___as__11GPCDAT_BITSFRC11GPCDAT_BITS>z  z4GPCDAT_REG all#mT_all bit#z_bit5operator =___as__10GPCDAT_REGFRC10GPCDAT_REG>4  4σcGPCSET_BITSGPIO64#_GPIO64GPIO65#_GPIO65GPIO66 #_GPIO66GPIO67 #_GPIO67GPIO68 #_GPIO68GPIO69 #_GPIO69GPIO70 #_GPIO70GPIO71#_GPIO71GPIO72#_GPIO72GPIO73#_GPIO73GPIO74#_GPIO74GPIO75#_GPIO75GPIO76#_GPIO76GPIO77#_GPIO77GPIO78#_GPIO78GPIO79#_GPIO79GPIO80#_GPIO80GPIO81#_GPIO81GPIO82 #_GPIO82GPIO83 #_GPIO83GPIO84 #_GPIO84GPIO85 #_GPIO85GPIO86 #_GPIO86GPIO87#_GPIO87GPIO88#_GPIO88GPIO89#_GPIO89GPIO90#_GPIO90GPIO91#_GPIO91GPIO92#_GPIO92GPIO93#_GPIO93GPIO94#_GPIO94GPIO95#_GPIO955boperator =s___as__11GPCSET_BITSFRC11GPCSET_BITSm>σc h σsmGPCSET_REG all#mT_all bit#σ_bit5operator =___as__10GPCSET_REGFRC10GPCSET_REG>  $GPCTOGGLE_BITSGPIO64#_GPIO64GPIO65#_GPIO65GPIO66 #_GPIO66GPIO67 #_GPIO67GPIO68 #_GPIO68GPIO69 #_GPIO69GPIO70 #_GPIO70GPIO71#_GPIO71GPIO72#_GPIO72GPIO73#_GPIO73GPIO74#_GPIO74GPIO75#_GPIO75GPIO76#_GPIO76GPIO77#_GPIO77GPIO78#_GPIO78GPIO79#_GPIO79GPIO80#_GPIO80GPIO81#_GPIO81GPIO82 #_GPIO82GPIO83 #_GPIO83GPIO84 #_GPIO84GPIO85 #_GPIO85GPIO86 #_GPIO86GPIO87#_GPIO87GPIO88#_GPIO88GPIO89#_GPIO89GPIO90#_GPIO90GPIO91#_GPIO91GPIO92#_GPIO92GPIO93#_GPIO93GPIO94#_GPIO94GPIO95#_GPIO955operator =ы___as__14GPCTOGGLE_BITSFRC14GPCTOGGLE_BITSˋ>$ Ƌ $ыˋeGPCTOGGLE_REG all#mT_all bit#$_bit5doperator =u___as__13GPCTOGGLE_REGFRC13GPCTOGGLE_REGo>e j uo]GPDCLEAR_BITSGPIO96#_GPIO96GPIO97#_GPIO97GPIO98 #_GPIO98GPIO99 #_GPIO99GPIO100 #_GPIO100GPIO101 #_GPIO101GPIO102 #_GPIO102GPIO103#_GPIO103GPIO104#_GPIO104GPIO105#_GPIO105GPIO106#_GPIO106GPIO107#_GPIO107GPIO108#_GPIO108GPIO109#_GPIO109GPIO110#_GPIO110GPIO111#_GPIO111GPIO112#_GPIO112GPIO113#_GPIO113GPIO114 #_GPIO114GPIO115 #_GPIO115GPIO116 #_GPIO116GPIO117 #_GPIO117GPIO118 #_GPIO118GPIO119#_GPIO119GPIO120#_GPIO120GPIO121#_GPIO121GPIO122#_GPIO122GPIO123#_GPIO123GPIO124#_GPIO124GPIO125#_GPIO125GPIO126#_GPIO126GPIO127#_GPIO1275\operator =m___as__13GPDCLEAR_BITSFRC13GPDCLEAR_BITSg>] b mgGPDCLEAR_REG all#mT_all bit#_bit5operator =___as__12GPDCLEAR_REGFRC12GPDCLEAR_REG>  $GPDDAT_BITSGPIO96#_GPIO96GPIO97#_GPIO97GPIO98 #_GPIO98GPIO99 #_GPIO99GPIO100 #_GPIO100GPIO101 #_GPIO101GPIO102 #_GPIO102GPIO103#_GPIO103GPIO104#_GPIO104GPIO105#_GPIO105GPIO106#_GPIO106GPIO107#_GPIO107GPIO108#_GPIO108GPIO109#_GPIO109GPIO110#_GPIO110GPIO111#_GPIO111GPIO112#_GPIO112GPIO113#_GPIO113GPIO114 #_GPIO114GPIO115 #_GPIO115GPIO116 #_GPIO116GPIO117 #_GPIO117GPIO118 #_GPIO118GPIO119#_GPIO119GPIO120#_GPIO120GPIO121#_GPIO121GPIO122#_GPIO122GPIO123#_GPIO123GPIO124#_GPIO124GPIO125#_GPIO125GPIO126#_GPIO126GPIO127#_GPIO1275operator =___as__11GPDDAT_BITSFRC11GPDDAT_BITS>$  $GPDDAT_REG all#mT_all bit#$_bit5operator =___as__10GPDDAT_REGFRC10GPDDAT_REG>  }GPDSET_BITSGPIO96#_GPIO96GPIO97#_GPIO97GPIO98 #_GPIO98GPIO99 #_GPIO99GPIO100 #_GPIO100GPIO101 #_GPIO101GPIO102 #_GPIO102GPIO103#_GPIO103GPIO104#_GPIO104GPIO105#_GPIO105GPIO106#_GPIO106GPIO107#_GPIO107GPIO108#_GPIO108GPIO109#_GPIO109GPIO110#_GPIO110GPIO111#_GPIO111GPIO112#_GPIO112GPIO113#_GPIO113GPIO114 #_GPIO114GPIO115 #_GPIO115GPIO116 #_GPIO116GPIO117 #_GPIO117GPIO118 #_GPIO118GPIO119#_GPIO119GPIO120#_GPIO120GPIO121#_GPIO121GPIO122#_GPIO122GPIO123#_GPIO123GPIO124#_GPIO124GPIO125#_GPIO125GPIO126#_GPIO126GPIO127#_GPIO1275|operator =___as__11GPDSET_BITSFRC11GPDSET_BITS>}  GPDSET_REG all#mT_all bit#_bit5operator =(___as__10GPDSET_REGFRC10GPDSET_REG">  >("GPDTOGGLE_BITSGPIO96#_GPIO96GPIO97#_GPIO97GPIO98 #_GPIO98GPIO99 #_GPIO99GPIO100 #_GPIO100GPIO101 #_GPIO101GPIO102 #_GPIO102GPIO103#_GPIO103GPIO104#_GPIO104GPIO105#_GPIO105GPIO106#_GPIO106GPIO107#_GPIO107GPIO108#_GPIO108GPIO109#_GPIO109GPIO110#_GPIO110GPIO111#_GPIO111GPIO112#_GPIO112GPIO113#_GPIO113GPIO114 #_GPIO114GPIO115 #_GPIO115GPIO116 #_GPIO116GPIO117 #_GPIO117GPIO118 #_GPIO118GPIO119#_GPIO119GPIO120#_GPIO120GPIO121#_GPIO121GPIO122#_GPIO122GPIO123#_GPIO123GPIO124#_GPIO124GPIO125#_GPIO125GPIO126#_GPIO126GPIO127#_GPIO1275operator =#___as__14GPDTOGGLE_BITSFRC14GPDTOGGLE_BITS>>  >9#GPDTOGGLE_REG all#mT_all bit#>_bit5operator =Ǟ___as__13GPDTOGGLE_REGFRC13GPDTOGGLE_REG>9  9ݞǞGPECLEAR_BITSGPIO128#_GPIO128GPIO129#_GPIO129GPIO130 #_GPIO130GPIO131 #_GPIO131GPIO132 #_GPIO132GPIO133 #_GPIO133GPIO134 #_GPIO134GPIO135#_GPIO135GPIO136#_GPIO136GPIO137#_GPIO137GPIO138#_GPIO138GPIO139#_GPIO139GPIO140#_GPIO140GPIO141#_GPIO141GPIO142#_GPIO142GPIO143#_GPIO143GPIO144#_GPIO144GPIO145#_GPIO145GPIO146 #_GPIO146GPIO147 #_GPIO147GPIO148 #_GPIO148GPIO149 #_GPIO149GPIO150 #_GPIO150GPIO151#_GPIO151GPIO152#_GPIO152GPIO153#_GPIO153GPIO154#_GPIO154GPIO155#_GPIO155GPIO156#_GPIO156GPIO157#_GPIO157GPIO158#_GPIO158GPIO159#_GPIO1595operator =Ǣ___as__13GPECLEAR_BITSFRC13GPECLEAR_BITS>ݞ  ݞݢǢXGPECLEAR_REG all#mT_all bit#ݞ_bit5Woperator =h___as__12GPECLEAR_REGFRC12GPECLEAR_REGb>ݢX ] ݢ~hbRGPEDAT_BITSGPIO128#_GPIO128GPIO129#_GPIO129GPIO130 #_GPIO130GPIO131 #_GPIO131GPIO132 #_GPIO132GPIO133 #_GPIO133GPIO134 #_GPIO134GPIO135#_GPIO135GPIO136#_GPIO136GPIO137#_GPIO137GPIO138#_GPIO138GPIO139#_GPIO139GPIO140#_GPIO140GPIO141#_GPIO141GPIO142#_GPIO142GPIO143#_GPIO143GPIO144#_GPIO144GPIO145#_GPIO145GPIO146 #_GPIO146GPIO147 #_GPIO147GPIO148 #_GPIO148GPIO149 #_GPIO149GPIO150 #_GPIO150GPIO151#_GPIO151GPIO152#_GPIO152GPIO153#_GPIO153GPIO154#_GPIO154GPIO155#_GPIO155GPIO156#_GPIO156GPIO157#_GPIO157GPIO158#_GPIO158GPIO159#_GPIO1595Qoperator =b___as__11GPEDAT_BITSFRC11GPEDAT_BITS\>~R W ~xb\GPEDAT_REG all#mT_all bit#~_bit5operator =___as__10GPEDAT_REGFRC10GPEDAT_REG>x  xGPESET_BITSGPIO128#_GPIO128GPIO129#_GPIO129GPIO130 #_GPIO130GPIO131 #_GPIO131GPIO132 #_GPIO132GPIO133 #_GPIO133GPIO134 #_GPIO134GPIO135#_GPIO135GPIO136#_GPIO136GPIO137#_GPIO137GPIO138#_GPIO138GPIO139#_GPIO139GPIO140#_GPIO140GPIO141#_GPIO141GPIO142#_GPIO142GPIO143#_GPIO143GPIO144#_GPIO144GPIO145#_GPIO145GPIO146 #_GPIO146GPIO147 #_GPIO147GPIO148 #_GPIO148GPIO149 #_GPIO149GPIO150 #_GPIO150GPIO151#_GPIO151GPIO152#_GPIO152GPIO153#_GPIO153GPIO154#_GPIO154GPIO155#_GPIO155GPIO156#_GPIO156GPIO157#_GPIO157GPIO158#_GPIO158GPIO159#_GPIO1595operator =___as__11GPESET_BITSFRC11GPESET_BITS>   GPESET_REG all#mT_all bit#_bit5operator =___as__10GPESET_REGFRC10GPESET_REG>   GPETOGGLE_BITSGPIO128#_GPIO128GPIO129#_GPIO129GPIO130 #_GPIO130GPIO131 #_GPIO131GPIO132 #_GPIO132GPIO133 #_GPIO133GPIO134 #_GPIO134GPIO135#_GPIO135GPIO136#_GPIO136GPIO137#_GPIO137GPIO138#_GPIO138GPIO139#_GPIO139GPIO140#_GPIO140GPIO141#_GPIO141GPIO142#_GPIO142GPIO143#_GPIO143GPIO144#_GPIO144GPIO145#_GPIO145GPIO146 #_GPIO146GPIO147 #_GPIO147GPIO148 #_GPIO148GPIO149 #_GPIO149GPIO150 #_GPIO150GPIO151#_GPIO151GPIO152#_GPIO152GPIO153#_GPIO153GPIO154#_GPIO154GPIO155#_GPIO155GPIO156#_GPIO156GPIO157#_GPIO157GPIO158#_GPIO158GPIO159#_GPIO1595operator =___as__14GPETOGGLE_BITSFRC14GPETOGGLE_BITS>  )GPETOGGLE_REG all#mT_all bit#_bit5(operator =9___as__13GPETOGGLE_REGFRC13GPETOGGLE_REG3>) . O93GPFCLEAR_BITSGPIO160#_GPIO160GPIO161#_GPIO161GPIO162 #_GPIO162GPIO163 #_GPIO163GPIO164 #_GPIO164GPIO165 #_GPIO165GPIO166 #_GPIO166GPIO167#_GPIO167GPIO168#_GPIO168rsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7rsvd8#_rsvd8rsvd9#_rsvd9rsvd10 #_rsvd10rsvd11 #_rsvd11rsvd12 #_rsvd12rsvd13 #_rsvd13rsvd14 #_rsvd14rsvd15#_rsvd15rsvd16#_rsvd16rsvd17#_rsvd17rsvd18#_rsvd18rsvd19#_rsvd19rsvd20#_rsvd20rsvd21#_rsvd21rsvd22#_rsvd22rsvd23#_rsvd235operator =___as__13GPFCLEAR_BITSFRC13GPFCLEAR_BITS>O  OGPFCLEAR_REG all#mT_all bit#O_bit5operator =___as__12GPFCLEAR_REGFRC12GPFCLEAR_REG>  DGPFDAT_BITSGPIO160#_GPIO160GPIO161#_GPIO161GPIO162 #_GPIO162GPIO163 #_GPIO163GPIO164 #_GPIO164GPIO165 #_GPIO165GPIO166 #_GPIO166GPIO167#_GPIO167GPIO168#_GPIO168rsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7rsvd8#_rsvd8rsvd9#_rsvd9rsvd10 #_rsvd10rsvd11 #_rsvd11rsvd12 #_rsvd12rsvd13 #_rsvd13rsvd14 #_rsvd14rsvd15#_rsvd15rsvd16#_rsvd16rsvd17#_rsvd17rsvd18#_rsvd18rsvd19#_rsvd19rsvd20#_rsvd20rsvd21#_rsvd21rsvd22#_rsvd22rsvd23#_rsvd235Coperator =T___as__11GPFDAT_BITSFRC11GPFDAT_BITSN>D I jTN߹GPFDAT_REG all#mT_all bit#_bit5޹operator =___as__10GPFDAT_REGFRC10GPFDAT_REG>j߹  jGPFSET_BITSGPIO160#_GPIO160GPIO161#_GPIO161GPIO162 #_GPIO162GPIO163 #_GPIO163GPIO164 #_GPIO164GPIO165 #_GPIO165GPIO166 #_GPIO166GPIO167#_GPIO167GPIO168#_GPIO168rsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7rsvd8#_rsvd8rsvd9#_rsvd9rsvd10 #_rsvd10rsvd11 #_rsvd11rsvd12 #_rsvd12rsvd13 #_rsvd13rsvd14 #_rsvd14rsvd15#_rsvd15rsvd16#_rsvd16rsvd17#_rsvd17rsvd18#_rsvd18rsvd19#_rsvd19rsvd20#_rsvd20rsvd21#_rsvd21rsvd22#_rsvd22rsvd23#_rsvd235operator =___as__11GPFSET_BITSFRC11GPFSET_BITS>  4GPFSET_REG all#mT_all bit#_bit53operator =D___as__10GPFSET_REGFRC10GPFSET_REG>>4 9 ZD>GPFTOGGLE_BITSGPIO160#_GPIO160GPIO161#_GPIO161GPIO162 #_GPIO162GPIO163 #_GPIO163GPIO164 #_GPIO164GPIO165 #_GPIO165GPIO166 #_GPIO166GPIO167#_GPIO167GPIO168#_GPIO168rsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7rsvd8#_rsvd8rsvd9#_rsvd9rsvd10 #_rsvd10rsvd11 #_rsvd11rsvd12 #_rsvd12rsvd13 #_rsvd13rsvd14 #_rsvd14rsvd15#_rsvd15rsvd16#_rsvd16rsvd17#_rsvd17rsvd18#_rsvd18rsvd19#_rsvd19rsvd20#_rsvd20rsvd21#_rsvd21rsvd22#_rsvd22rsvd23#_rsvd235operator =___as__14GPFTOGGLE_BITSFRC14GPFTOGGLE_BITS>Z  ZGPFTOGGLE_REG all#mT_all bit#Z_bit5operator =___as__13GPFTOGGLE_REGFRC13GPFTOGGLE_REG>  PGPIOLPMSEL0_BITSGPIO0#_GPIO0GPIO1#_GPIO1GPIO2 #_GPIO2GPIO3 #_GPIO3GPIO4 #_GPIO4GPIO5 #_GPIO5GPIO6 #_GPIO6GPIO7#_GPIO7GPIO8#_GPIO8GPIO9#_GPIO9GPIO10#_GPIO10GPIO11#_GPIO11GPIO12#_GPIO12GPIO13#_GPIO13GPIO14#_GPIO14GPIO15#_GPIO15GPIO16#_GPIO16GPIO17#_GPIO17GPIO18 #_GPIO18GPIO19 #_GPIO19GPIO20 #_GPIO20GPIO21 #_GPIO21GPIO22 #_GPIO22GPIO23#_GPIO23GPIO24#_GPIO24GPIO25#_GPIO25GPIO26#_GPIO26GPIO27#_GPIO27GPIO28#_GPIO28GPIO29#_GPIO29GPIO30#_GPIO30GPIO31#_GPIO315Ooperator =`___as__16GPIOLPMSEL0_BITSFRC16GPIOLPMSEL0_BITSZ>P U v`ZGPIOLPMSEL0_REG all#mT_all bit#_bit5operator = ___as__15GPIOLPMSEL0_REGFRC15GPIOLPMSEL0_REG>v  v  GPIOLPMSEL1_BITSGPIO32#_GPIO32GPIO33#_GPIO33GPIO34 #_GPIO34GPIO35 #_GPIO35GPIO36 #_GPIO36GPIO37 #_GPIO37GPIO38 #_GPIO38GPIO39#_GPIO39GPIO40#_GPIO40GPIO41#_GPIO41GPIO42#_GPIO42GPIO43#_GPIO43GPIO44#_GPIO44GPIO45#_GPIO45GPIO46#_GPIO46GPIO47#_GPIO47GPIO48#_GPIO48GPIO49#_GPIO49GPIO50 #_GPIO50GPIO51 #_GPIO51GPIO52 #_GPIO52GPIO53 #_GPIO53GPIO54 #_GPIO54GPIO55#_GPIO55GPIO56#_GPIO56GPIO57#_GPIO57GPIO58#_GPIO58GPIO59#_GPIO59GPIO60#_GPIO60GPIO61#_GPIO61GPIO62#_GPIO62GPIO63#_GPIO635operator =___as__16GPIOLPMSEL1_BITSFRC16GPIOLPMSEL1_BITS>   mGPIOLPMSEL1_REG all#mT_all bit# _bit5loperator =}___as__15GPIOLPMSEL1_REGFRC15GPIOLPMSEL1_REGw>m r }wlGPIO_DATA_REGS0 GPADAT#x`_GPADAT GPASET#d_GPASET GPACLEAR#1\_GPACLEAR GPATOGGLE#i_GPATOGGLE GPBDAT#q_GPBDAT GPBSET# v_GPBSET GPBCLEAR# gm_GPBCLEAR GPBTOGGLE#uz_GPBTOGGLE GPCDAT#4_GPCDAT GPCSET#_GPCSET GPCCLEAR#~_GPCCLEAR GPCTOGGLE#_GPCTOGGLE GPDDAT#_GPDDAT GPDSET#_GPDSET GPDCLEAR#_GPDCLEAR GPDTOGGLE#9_GPDTOGGLE GPEDAT# x_GPEDAT GPESET#" _GPESET GPECLEAR#$ݢ_GPECLEAR GPETOGGLE#&_GPETOGGLE GPFDAT#(j_GPFDAT GPFSET#*_GPFSET GPFCLEAR#,_GPFCLEAR GPFTOGGLE#._GPFTOGGLE5koperator =___as__14GPIO_DATA_REGSFRC14GPIO_DATA_REGSv>l q><| v?GSxACCPROT0_BITSFETCHPROT_GS0#_FETCHPROT_GS0CPUWRPROT_GS0#_CPUWRPROT_GS0DMAWRPROT_GS0 #_DMAWRPROT_GS0rsvd1#_rsvd1FETCHPROT_GS1#_FETCHPROT_GS1CPUWRPROT_GS1#_CPUWRPROT_GS1DMAWRPROT_GS1#_DMAWRPROT_GS1rsvd2#_rsvd2FETCHPROT_GS2#_FETCHPROT_GS2CPUWRPROT_GS2#_CPUWRPROT_GS2DMAWRPROT_GS2 #_DMAWRPROT_GS2rsvd3#_rsvd3FETCHPROT_GS3#_FETCHPROT_GS3CPUWRPROT_GS3#_CPUWRPROT_GS3DMAWRPROT_GS3#_DMAWRPROT_GS3rsvd4#_rsvd45>operator =O___as__16GSxACCPROT0_BITSFRC16GSxACCPROT0_BITSI>? D eOIGSxACCPROT0_REG all#mT_all bit#_bit5operator =___as__15GSxACCPROT0_REGFRC15GSxACCPROT0_REG>e  eGSxACCPROT1_BITSFETCHPROT_GS4#_FETCHPROT_GS4CPUWRPROT_GS4#_CPUWRPROT_GS4DMAWRPROT_GS4 #_DMAWRPROT_GS4rsvd1#_rsvd1FETCHPROT_GS5#_FETCHPROT_GS5CPUWRPROT_GS5#_CPUWRPROT_GS5DMAWRPROT_GS5#_DMAWRPROT_GS5rsvd2#_rsvd2FETCHPROT_GS6#_FETCHPROT_GS6CPUWRPROT_GS6#_CPUWRPROT_GS6DMAWRPROT_GS6 #_DMAWRPROT_GS6rsvd3#_rsvd3FETCHPROT_GS7#_FETCHPROT_GS7CPUWRPROT_GS7#_CPUWRPROT_GS7DMAWRPROT_GS7#_DMAWRPROT_GS7rsvd4#_rsvd45operator =___as__16GSxACCPROT1_BITSFRC16GSxACCPROT1_BITS>  \GSxACCPROT1_REG all#mT_all bit#_bit5[operator =l___as__15GSxACCPROT1_REGFRC15GSxACCPROT1_REGf>\ a lf1GSxACCPROT2_BITSFETCHPROT_GS8#_FETCHPROT_GS8CPUWRPROT_GS8#_CPUWRPROT_GS8DMAWRPROT_GS8 #_DMAWRPROT_GS8rsvd1#_rsvd1FETCHPROT_GS9#_FETCHPROT_GS9CPUWRPROT_GS9#_CPUWRPROT_GS9DMAWRPROT_GS9#_DMAWRPROT_GS9rsvd2#_rsvd2FETCHPROT_GS10#_FETCHPROT_GS10CPUWRPROT_GS10#_CPUWRPROT_GS10DMAWRPROT_GS10 #_DMAWRPROT_GS10rsvd3#_rsvd3FETCHPROT_GS11#_FETCHPROT_GS11CPUWRPROT_GS11#_CPUWRPROT_GS11DMAWRPROT_GS11#_DMAWRPROT_GS11rsvd4#_rsvd450operator =A___as__16GSxACCPROT2_BITSFRC16GSxACCPROT2_BITS;>1 6 WA;GSxACCPROT2_REG all#mT_all bit#_bit5operator =___as__15GSxACCPROT2_REGFRC15GSxACCPROT2_REG>W  WGSxACCPROT3_BITSFETCHPROT_GS12#_FETCHPROT_GS12CPUWRPROT_GS12#_CPUWRPROT_GS12DMAWRPROT_GS12 #_DMAWRPROT_GS12rsvd1#_rsvd1FETCHPROT_GS13#_FETCHPROT_GS13CPUWRPROT_GS13#_CPUWRPROT_GS13DMAWRPROT_GS13#_DMAWRPROT_GS13rsvd2#_rsvd2FETCHPROT_GS14#_FETCHPROT_GS14CPUWRPROT_GS14#_CPUWRPROT_GS14DMAWRPROT_GS14 #_DMAWRPROT_GS14rsvd3#_rsvd3FETCHPROT_GS15#_FETCHPROT_GS15CPUWRPROT_GS15#_CPUWRPROT_GS15DMAWRPROT_GS15#_DMAWRPROT_GS15rsvd4#_rsvd45operator =___as__16GSxACCPROT3_BITSFRC16GSxACCPROT3_BITS>  fGSxACCPROT3_REG all#mT_all bit#_bit5eoperator =v___as__15GSxACCPROT3_REGFRC15GSxACCPROT3_REGp>f k vp-GSxCOMMIT_BITSCOMMIT_GS0#_COMMIT_GS0COMMIT_GS1#_COMMIT_GS1COMMIT_GS2 #_COMMIT_GS2COMMIT_GS3 #_COMMIT_GS3COMMIT_GS4 #_COMMIT_GS4COMMIT_GS5 #_COMMIT_GS5COMMIT_GS6 #_COMMIT_GS6COMMIT_GS7#_COMMIT_GS7COMMIT_GS8#_COMMIT_GS8COMMIT_GS9#_COMMIT_GS9COMMIT_GS10#_COMMIT_GS10COMMIT_GS11#_COMMIT_GS11COMMIT_GS12#_COMMIT_GS12COMMIT_GS13#_COMMIT_GS13COMMIT_GS14#_COMMIT_GS14COMMIT_GS15#_COMMIT_GS15rsvd1#_rsvd15,operator ==___as__14GSxCOMMIT_BITSFRC14GSxCOMMIT_BITS7>- 2 S=7GSxCOMMIT_REG all#mT_all bit#_bit5operator =___as__13GSxCOMMIT_REGFRC13GSxCOMMIT_REG>S  SGSxINITDONE_BITSINITDONE_GS0#_INITDONE_GS0INITDONE_GS1#_INITDONE_GS1INITDONE_GS2 #_INITDONE_GS2INITDONE_GS3 #_INITDONE_GS3INITDONE_GS4 #_INITDONE_GS4INITDONE_GS5 #_INITDONE_GS5INITDONE_GS6 #_INITDONE_GS6INITDONE_GS7#_INITDONE_GS7INITDONE_GS8#_INITDONE_GS8INITDONE_GS9#_INITDONE_GS9INITDONE_GS10#_INITDONE_GS10INITDONE_GS11#_INITDONE_GS11INITDONE_GS12#_INITDONE_GS12INITDONE_GS13#_INITDONE_GS13INITDONE_GS14#_INITDONE_GS14INITDONE_GS15#_INITDONE_GS15rsvd1#_rsvd15operator =___as__16GSxINITDONE_BITSFRC16GSxINITDONE_BITS>  GSxINITDONE_REG all#mT_all bit#_bit5operator =___as__15GSxINITDONE_REGFRC15GSxINITDONE_REG>   GSxINIT_BITSINIT_GS0#_INIT_GS0INIT_GS1#_INIT_GS1INIT_GS2 #_INIT_GS2INIT_GS3 #_INIT_GS3INIT_GS4 #_INIT_GS4INIT_GS5 #_INIT_GS5INIT_GS6 #_INIT_GS6INIT_GS7#_INIT_GS7INIT_GS8#_INIT_GS8INIT_GS9#_INIT_GS9INIT_GS10#_INIT_GS10INIT_GS11#_INIT_GS11INIT_GS12#_INIT_GS12INIT_GS13#_INIT_GS13INIT_GS14#_INIT_GS14INIT_GS15#_INIT_GS15rsvd1#_rsvd15operator =___as__12GSxINIT_BITSFRC12GSxINIT_BITS>   /GSxINIT_REG all#mT_all bit#_bit5operator =___as__11GSxINIT_REGFRC11GSxINIT_REG>/  /(GSxLOCK_BITSLOCK_GS0#_LOCK_GS0LOCK_GS1#_LOCK_GS1LOCK_GS2 #_LOCK_GS2LOCK_GS3 #_LOCK_GS3LOCK_GS4 #_LOCK_GS4LOCK_GS5 #_LOCK_GS5LOCK_GS6 #_LOCK_GS6LOCK_GS7#_LOCK_GS7LOCK_GS8#_LOCK_GS8LOCK_GS9#_LOCK_GS9LOCK_GS10#_LOCK_GS10LOCK_GS11#_LOCK_GS11LOCK_GS12#_LOCK_GS12LOCK_GS13#_LOCK_GS13LOCK_GS14#_LOCK_GS14LOCK_GS15#_LOCK_GS15rsvd1#_rsvd15'operator =8___as__12GSxLOCK_BITSFRC12GSxLOCK_BITS2>( - N82GSxLOCK_REG all#mT_all bit#_bit5operator =___as__11GSxLOCK_REGFRC11GSxLOCK_REG>N  NGGSxMSEL_BITSMSEL_GS0#_MSEL_GS0MSEL_GS1#_MSEL_GS1MSEL_GS2 #_MSEL_GS2MSEL_GS3 #_MSEL_GS3MSEL_GS4 #_MSEL_GS4MSEL_GS5 #_MSEL_GS5MSEL_GS6 #_MSEL_GS6MSEL_GS7#_MSEL_GS7MSEL_GS8#_MSEL_GS8MSEL_GS9#_MSEL_GS9MSEL_GS10#_MSEL_GS10MSEL_GS11#_MSEL_GS11MSEL_GS12#_MSEL_GS12MSEL_GS13#_MSEL_GS13MSEL_GS14#_MSEL_GS14MSEL_GS15#_MSEL_GS15rsvd1#_rsvd15Foperator =W___as__12GSxMSEL_BITSFRC12GSxMSEL_BITSQ>G L mWQGSxMSEL_REG all#mT_all bit#_bit5operator =___as__11GSxMSEL_REGFRC11GSxMSEL_REG>m  m NGSxTEST_BITSTEST_GS0#_TEST_GS0TEST_GS1 #_TEST_GS1TEST_GS2 #_TEST_GS2TEST_GS3#_TEST_GS3TEST_GS4#_TEST_GS4TEST_GS5#_TEST_GS5TEST_GS6#_TEST_GS6TEST_GS7#_TEST_GS7TEST_GS8#_TEST_GS8TEST_GS9 #_TEST_GS9TEST_GS10 #_TEST_GS10TEST_GS11#_TEST_GS11TEST_GS12#_TEST_GS12TEST_GS13#_TEST_GS13TEST_GS14#_TEST_GS14TEST_GS15#_TEST_GS155Moperator =^___as__12GSxTEST_BITSFRC12GSxTEST_BITSX> N S t^XGSxTEST_REG all#mT_all bit# _bit5operator =___as__11GSxTEST_REGFRC11GSxTEST_REG>t  tI2CDRR_BITSDATA#_DATArsvd1#_rsvd15operator =___as__11I2CDRR_BITSFRC11I2CDRR_BITS>  /I2CDRR_REG all#_all bit#_bit5.operator =?___as__10I2CDRR_REGFRC10I2CDRR_REG9>/ 4 U?9I2CDXR_BITSDATA#_DATArsvd1#_rsvd15operator =___as__11I2CDXR_BITSFRC11I2CDXR_BITS>U  UrI2CDXR_REG all#_all bit#U_bit5qoperator =___as__10I2CDXR_REGFRC10I2CDXR_REG|>r w |I2CEMDR_BITSBC#_BCrsvd1#_rsvd15operator =)___as__12I2CEMDR_BITSFRC12I2CEMDR_BITS#>  ?)#I2CEMDR_REG all#_all bit#_bit5operator =___as__11I2CEMDR_REGFRC11I2CEMDR_REG>?  ?I2CFFRX_BITSRXFFIL #_RXFFILRXFFIENA #_RXFFIENARXFFINTCLR #_RXFFINTCLRRXFFINT#_RXFFINTRXFFST#_RXFFSTRXFFRST#_RXFFRSTrsvd1#_rsvd15operator =___as__12I2CFFRX_BITSFRC12I2CFFRX_BITS>  I2CFFRX_REG all#_all bit#_bit5operator =___as__11I2CFFRX_REGFRC11I2CFFRX_REG>  I2CFFTX_BITSTXFFIL #_TXFFILTXFFIENA #_TXFFIENATXFFINTCLR #_TXFFINTCLRTXFFINT#_TXFFINTTXFFST#_TXFFSTTXFFRST#_TXFFRSTI2CFFEN#_I2CFFENrsvd1#_rsvd15operator =___as__12I2CFFTX_BITSFRC12I2CFFTX_BITS>  I2CFFTX_REG all#_all bit#_bit5operator =___as__11I2CFFTX_REGFRC11I2CFFTX_REG>  I2CIER_BITSARBL#_ARBLNACK#_NACKARDY #_ARDYRRDY #_RRDYXRDY #_XRDYSCD #_SCDAAS #_AASrsvd1 #_rsvd15operator =___as__11I2CIER_BITSFRC11I2CIER_BITS>  TI2CIER_REG all#_all bit#_bit5Soperator =d___as__10I2CIER_REGFRC10I2CIER_REG^>T Y zd^AI2CISRC_BITSINTCODE #_INTCODErsvd1#_rsvd1WRITE_ZEROS#_WRITE_ZEROSrsvd2#_rsvd25@operator =Q___as__12I2CISRC_BITSFRC12I2CISRC_BITSK>zA F zgQKI2CISRC_REG all#_all bit#z_bit5operator =___as__11I2CISRC_REGFRC11I2CISRC_REG>g  gyI2CMDR_BITSBC #_BCFDF #_FDFSTB #_STBIRS #_IRSDLB #_DLBRM#_RMXA#_XATRX#_TRXMST#_MSTSTP#_STPrsvd1#_rsvd1STT#_STTFREE#_FREENACKMOD#_NACKMOD5xoperator =___as__11I2CMDR_BITSFRC11I2CMDR_BITS>y ~ I2CMDR_REG all#_all bit#_bit5operator =$___as__10I2CMDR_REGFRC10I2CMDR_REG>  :$I2COAR_BITSOAR #_OARrsvd1#_rsvd15operator =___as__11I2COAR_BITSFRC11I2COAR_BITS>:  :UI2COAR_REG all#_all bit#:_bit5Toperator =e___as__10I2COAR_REGFRC10I2COAR_REG_>U Z {e_I2CPSC_BITSIPSC#_IPSCrsvd1#_rsvd15operator = ___as__11I2CPSC_BITSFRC11I2CPSC_BITS>{  {# I2CPSC_REG all#_all bit#{_bit5operator =___as__10I2CPSC_REGFRC10I2CPSC_REG>#  #>I2CSAR_BITSSAR #_SARrsvd1#_rsvd15=operator =N___as__11I2CSAR_BITSFRC11I2CSAR_BITSH>> C dNHI2CSAR_REG all#_all bit#_bit5operator =___as__10I2CSAR_REGFRC10I2CSAR_REG>d  dI2CSTR_BITSARBL#_ARBLNACK#_NACKARDY #_ARDYRRDY #_RRDYXRDY #_XRDYSCD #_SCDrsvd1#_rsvd1AD0#_AD0AAS#_AASXSMT#_XSMTRSFULL#_RSFULLBB#_BBNACKSNT#_NACKSNTSDIR#_SDIRrsvd2#_rsvd25operator =___as__11I2CSTR_BITSFRC11I2CSTR_BITS>  <I2CSTR_REG all#_all bit#_bit5;operator =L___as__10I2CSTR_REGFRC10I2CSTR_REGF>< A bLF5I2C_REGS" I2COAR#_I2COAR I2CIER#_I2CIER I2CSTR#_I2CSTR I2CCLKL#_I2CCLKL I2CCLKH#_I2CCLKH I2CCNT#_I2CCNT I2CDRR#_I2CDRR I2CSAR#d_I2CSAR I2CDXR#_I2CDXR I2CMDR# _I2CMDR I2CISRC# g_I2CISRC I2CEMDR# ?_I2CEMDR I2CPSC# #_I2CPSC rsvd1# s_rsvd1 I2CFFTX# _I2CFFTX I2CFFRX#!_I2CFFRX54operator =O___as__8I2C_REGSFRC8I2C_REGS?>b5 :>beL Q er\VqINT_MSK_CLR_BITSAT_MASK_CLR#_AT_MASK_CLRLT_MASK_CLR#_LT_MASK_CLRWR_MASK_CLR #_WR_MASK_CLRrsvd1 #_rsvd1rsvd2#_rsvd25poperator =___as__16INT_MSK_CLR_BITSFRC16INT_MSK_CLR_BITS{>rq v r{INT_MSK_CLR_REG all#mT_all bit#r_bit5operator =+___as__15INT_MSK_CLR_REGFRC15INT_MSK_CLR_REG%>  A+%INT_MSK_REG all#mT_all bit#e_bit5operator =___as__11INT_MSK_REGFRC11INT_MSK_REG>A  A INT_MSK_SET_BITSAT_MASK_SET#_AT_MASK_SETLT_MASK_SET#_LT_MASK_SETWR_MASK_SET #_WR_MASK_SETrsvd1 #_rsvd1rsvd2#_rsvd25 operator = ___as__16INT_MSK_SET_BITSFRC16INT_MSK_SET_BITS >       INT_MSK_SET_REG all#mT_all bit#_bit5 operator = ___as__15INT_MSK_SET_REGFRC15INT_MSK_SET_REG >        k INT_RAW_BITSAT#_ATLT#_LTWR #_WRrsvd1 #_rsvd1rsvd2#_rsvd25j operator ={ ___as__12INT_RAW_BITSFRC12INT_RAW_BITSu > k  p   { u  INT_RAW_REG all#mT_all bit# _bit5 operator = ___as__11INT_RAW_REGFRC11INT_RAW_REG >     /    IORESTOREADDR_BITSADDR #mT_ADDRrsvd1 #_rsvd15 operator = ___as__18IORESTOREADDR_BITSFRC18IORESTOREADDR_BITS >/    /    v IORESTOREADDR_REG all#mT_all bit#/ _bit5u operator = ___as__17IORESTOREADDR_REGFRC17IORESTOREADDR_REG > v  {     IPCACK_BITSIPC0#_IPC0IPC1#_IPC1IPC2 #_IPC2IPC3 #_IPC3IPC4 #_IPC4IPC5 #_IPC5IPC6 #_IPC6IPC7#_IPC7IPC8#_IPC8IPC9#_IPC9IPC10#_IPC10IPC11#_IPC11IPC12#_IPC12IPC13#_IPC13IPC14#_IPC14IPC15#_IPC15IPC16#_IPC16IPC17#_IPC17IPC18 #_IPC18IPC19 #_IPC19IPC20 #_IPC20IPC21 #_IPC21IPC22 #_IPC22IPC23#_IPC23IPC24#_IPC24IPC25#_IPC25IPC26#_IPC26IPC27#_IPC27IPC28#_IPC28IPC29#_IPC29IPC30#_IPC30IPC31#_IPC315operator =___as__11IPCACK_BITSFRC11IPCACK_BITS>   wIPCACK_REG all#mT_all bit# _bit5voperator =___as__10IPCACK_REGFRC10IPCACK_REG>w | IPCCLR_BITSIPC0#_IPC0IPC1#_IPC1IPC2 #_IPC2IPC3 #_IPC3IPC4 #_IPC4IPC5 #_IPC5IPC6 #_IPC6IPC7#_IPC7IPC8#_IPC8IPC9#_IPC9IPC10#_IPC10IPC11#_IPC11IPC12#_IPC12IPC13#_IPC13IPC14#_IPC14IPC15#_IPC15IPC16#_IPC16IPC17#_IPC17IPC18 #_IPC18IPC19 #_IPC19IPC20 #_IPC20IPC21 #_IPC21IPC22 #_IPC22IPC23#_IPC23IPC24#_IPC24IPC25#_IPC25IPC26#_IPC26IPC27#_IPC27IPC28#_IPC28IPC29#_IPC29IPC30#_IPC30IPC31#_IPC315operator =___as__11IPCCLR_BITSFRC11IPCCLR_BITS>  xIPCCLR_REG all#mT_all bit#_bit5woperator =___as__10IPCCLR_REGFRC10IPCCLR_REG>x } IPCFLG_BITSIPC0#_IPC0IPC1#_IPC1IPC2 #_IPC2IPC3 #_IPC3IPC4 #_IPC4IPC5 #_IPC5IPC6 #_IPC6IPC7#_IPC7IPC8#_IPC8IPC9#_IPC9IPC10#_IPC10IPC11#_IPC11IPC12#_IPC12IPC13#_IPC13IPC14#_IPC14IPC15#_IPC15IPC16#_IPC16IPC17#_IPC17IPC18 #_IPC18IPC19 #_IPC19IPC20 #_IPC20IPC21 #_IPC21IPC22 #_IPC22IPC23#_IPC23IPC24#_IPC24IPC25#_IPC25IPC26#_IPC26IPC27#_IPC27IPC28#_IPC28IPC29#_IPC29IPC30#_IPC30IPC31#_IPC315operator =___as__11IPCFLG_BITSFRC11IPCFLG_BITS>  yIPCFLG_REG all#mT_all bit#_bit5xoperator =___as__10IPCFLG_REGFRC10IPCFLG_REG>y ~ IPCSET_BITSIPC0#_IPC0IPC1#_IPC1IPC2 #_IPC2IPC3 #_IPC3IPC4 #_IPC4IPC5 #_IPC5IPC6 #_IPC6IPC7#_IPC7IPC8#_IPC8IPC9#_IPC9IPC10#_IPC10IPC11#_IPC11IPC12#_IPC12IPC13#_IPC13IPC14#_IPC14IPC15#_IPC15IPC16#_IPC16IPC17#_IPC17IPC18 #_IPC18IPC19 #_IPC19IPC20 #_IPC20IPC21 #_IPC21IPC22 #_IPC22IPC23#_IPC23IPC24#_IPC24IPC25#_IPC25IPC26#_IPC26IPC27#_IPC27IPC28#_IPC28IPC29#_IPC29IPC30#_IPC30IPC31#_IPC315operator =___as__11IPCSET_BITSFRC11IPCSET_BITS>  zIPCSET_REG all#mT_all bit#_bit5yoperator =___as__10IPCSET_REGFRC10IPCSET_REG>z   IPCSTS_BITSIPC0#_IPC0IPC1#_IPC1IPC2 #_IPC2IPC3 #_IPC3IPC4 #_IPC4IPC5 #_IPC5IPC6 #_IPC6IPC7#_IPC7IPC8#_IPC8IPC9#_IPC9IPC10#_IPC10IPC11#_IPC11IPC12#_IPC12IPC13#_IPC13IPC14#_IPC14IPC15#_IPC15IPC16#_IPC16IPC17#_IPC17IPC18 #_IPC18IPC19 #_IPC19IPC20 #_IPC20IPC21 #_IPC21IPC22 #_IPC22IPC23#_IPC23IPC24#_IPC24IPC25#_IPC25IPC26#_IPC26IPC27#_IPC27IPC28#_IPC28IPC29#_IPC29IPC30#_IPC30IPC31#_IPC315 operator = ___as__11IPCSTS_BITSFRC11IPCSTS_BITS >   !  {!IPCSTS_REG all#mT_all bit#_bit5z!operator =!___as__10IPCSTS_REGFRC10IPCSTS_REG!>!{! ! !!!!%$IPC_REGS_CPU2$ IPCACK#_IPCACK IPCSTS#!_IPCSTS IPCSET#_IPCSET IPCCLR#_IPCCLR IPCFLG#_IPCFLG rsvd1# _rsvd1 IPCCOUNTERL# mT_IPCCOUNTERL IPCCOUNTERH#mT_IPCCOUNTERH IPCRECVCOM#mT_IPCRECVCOM IPCRECVADDR#mT_IPCRECVADDR IPCRECVDATA#mT_IPCRECVDATA IPCLOCALREPLY#mT_IPCLOCALREPLY IPCSENDCOM#mT_IPCSENDCOM IPCSENDADDR#mT_IPCSENDADDR IPCSENDDATA#mT_IPCSENDDATA IPCREMOTEREPLY#mT_IPCREMOTEREPLY IPCBOOTSTS# mT_IPCBOOTSTS IPCBOOTMODE#"mT_IPCBOOTMODE5$$operator =?$___as__13IPC_REGS_CPU2FRC13IPC_REGS_CPU2/$>!%$ *$>!<5$ !U$?$/$$LOSPCP_BITSLSPCLKDIV #_LSPCLKDIVrsvd1 #_rsvd1rsvd2#_rsvd25$operator = %___as__11LOSPCP_BITSFRC11LOSPCP_BITS%>U$$ $ U$% %%%LOSPCP_REG all#mT_all bit#U$_bit5%operator =%___as__10LOSPCP_REGFRC10LOSPCP_REG%>%% % %%%%&LPMCR_BITSLPM#_LPMQUALSTDBY#_QUALSTDBYrsvd1#_rsvd1WDINTE#_WDINTEM0M1MODE#_M0M1MODErsvd2 #_rsvd2IOISODIS#_IOISODIS5&operator =&___as__10LPMCR_BITSFRC10LPMCR_BITS&>%& & %&&&['LPMCR_REG all#mT_all bit#%_bit5Z'operator =k'___as__9LPMCR_REGFRC9LPMCR_REGe'>&[' `' &'k'e')LSxACCPROT0_BITSFETCHPROT_LS0#_FETCHPROT_LS0CPUWRPROT_LS0#_CPUWRPROT_LS0rsvd1#_rsvd1FETCHPROT_LS1#_FETCHPROT_LS1CPUWRPROT_LS1#_CPUWRPROT_LS1rsvd2#_rsvd2FETCHPROT_LS2#_FETCHPROT_LS2CPUWRPROT_LS2#_CPUWRPROT_LS2rsvd3#_rsvd3FETCHPROT_LS3#_FETCHPROT_LS3CPUWRPROT_LS3#_CPUWRPROT_LS3rsvd4#_rsvd45)operator =)___as__16LSxACCPROT0_BITSFRC16LSxACCPROT0_BITS)>') ) '))).*LSxACCPROT0_REG all#mT_all bit#'_bit5-*operator =>*___as__15LSxACCPROT0_REGFRC15LSxACCPROT0_REG8*>).* 3* )T*>*8*+LSxACCPROT1_BITSFETCHPROT_LS4#_FETCHPROT_LS4CPUWRPROT_LS4#_CPUWRPROT_LS4rsvd1#_rsvd1FETCHPROT_LS5#_FETCHPROT_LS5CPUWRPROT_LS5#_CPUWRPROT_LS5rsvd2#_rsvd2rsvd3#_rsvd35+operator =+___as__16LSxACCPROT1_BITSFRC16LSxACCPROT1_BITS+>T*+ + T*+++I,LSxACCPROT1_REG all#mT_all bit#T*_bit5H,operator =Y,___as__15LSxACCPROT1_REGFRC15LSxACCPROT1_REGS,>+I, N, +o,Y,S,-LSxCLAPGM_BITSCLAPGM_LS0#_CLAPGM_LS0CLAPGM_LS1#_CLAPGM_LS1CLAPGM_LS2 #_CLAPGM_LS2CLAPGM_LS3 #_CLAPGM_LS3CLAPGM_LS4 #_CLAPGM_LS4CLAPGM_LS5 #_CLAPGM_LS5rsvd1 #_rsvd1rsvd2#_rsvd25-operator =-___as__14LSxCLAPGM_BITSFRC14LSxCLAPGM_BITS->o,- - o,---l.LSxCLAPGM_REG all#mT_all bit#o,_bit5k.operator =|.___as__13LSxCLAPGM_REGFRC13LSxCLAPGM_REGv.>-l. q. -.|.v./LSxCOMMIT_BITSCOMMIT_LS0#_COMMIT_LS0COMMIT_LS1#_COMMIT_LS1COMMIT_LS2 #_COMMIT_LS2COMMIT_LS3 #_COMMIT_LS3COMMIT_LS4 #_COMMIT_LS4COMMIT_LS5 #_COMMIT_LS5rsvd1 #_rsvd1rsvd2#_rsvd25/operator =/___as__14LSxCOMMIT_BITSFRC14LSxCOMMIT_BITS/>./ / .0//0LSxCOMMIT_REG all#mT_all bit#._bit50operator =0___as__13LSxCOMMIT_REGFRC13LSxCOMMIT_REG0>00 0 0000,2LSxINITDONE_BITSINITDONE_LS0#_INITDONE_LS0INITDONE_LS1#_INITDONE_LS1INITDONE_LS2 #_INITDONE_LS2INITDONE_LS3 #_INITDONE_LS3INITDONE_LS4 #_INITDONE_LS4INITDONE_LS5 #_INITDONE_LS5rsvd1 #_rsvd1rsvd2#_rsvd25+2operator =<2___as__16LSxINITDONE_BITSFRC16LSxINITDONE_BITS62>0,2 12 0R2<2622LSxINITDONE_REG all#mT_all bit#0_bit52operator =2___as__15LSxINITDONE_REGFRC15LSxINITDONE_REG2>R22 2 R222274LSxINIT_BITSINIT_LS0#_INIT_LS0INIT_LS1#_INIT_LS1INIT_LS2 #_INIT_LS2INIT_LS3 #_INIT_LS3INIT_LS4 #_INIT_LS4INIT_LS5 #_INIT_LS5rsvd1 #_rsvd1rsvd2#_rsvd2564operator =G4___as__12LSxINIT_BITSFRC12LSxINIT_BITSA4>274 <4 2]4G4A44LSxINIT_REG all#mT_all bit#2_bit54operator =4___as__11LSxINIT_REGFRC11LSxINIT_REG4>]44 4 ]444466LSxLOCK_BITSLOCK_LS0#_LOCK_LS0LOCK_LS1#_LOCK_LS1LOCK_LS2 #_LOCK_LS2LOCK_LS3 #_LOCK_LS3LOCK_LS4 #_LOCK_LS4LOCK_LS5 #_LOCK_LS5rsvd1 #_rsvd1rsvd2#_rsvd2556operator =F6___as__12LSxLOCK_BITSFRC12LSxLOCK_BITS@6>466 ;6 4\6F6@66LSxLOCK_REG all#mT_all bit#4_bit56operator =6___as__11LSxLOCK_REGFRC11LSxLOCK_REG6>\66 6 \666658LSxMSEL_BITSMSEL_LS0#_MSEL_LS0MSEL_LS1 #_MSEL_LS1MSEL_LS2 #_MSEL_LS2MSEL_LS3#_MSEL_LS3MSEL_LS4#_MSEL_LS4MSEL_LS5#_MSEL_LS5rsvd1#_rsvd1rsvd2#_rsvd2548operator =E8___as__12LSxMSEL_BITSFRC12LSxMSEL_BITS?8>658 :8 6[8E8?88LSxMSEL_REG all#mT_all bit#6_bit58operator =8___as__11LSxMSEL_REGFRC11LSxMSEL_REG8>[88 8 [88884:LSxTEST_BITSTEST_LS0#_TEST_LS0TEST_LS1 #_TEST_LS1TEST_LS2 #_TEST_LS2TEST_LS3#_TEST_LS3TEST_LS4#_TEST_LS4TEST_LS5#_TEST_LS5rsvd1#_rsvd1rsvd2#_rsvd253:operator =D:___as__12LSxTEST_BITSFRC12LSxTEST_BITS>:>84: 9: 8Z:D:>::LSxTEST_REG all#mT_all bit#8_bit5:operator =:___as__11LSxTEST_REGFRC11LSxTEST_REG:>Z:: : Z::::;MAVCLR_BITSCPUFETCH#_CPUFETCHCPUWRITE#_CPUWRITEDMAWRITE #_DMAWRITErsvd1 #_rsvd1rsvd2#_rsvd25;operator =;___as__11MAVCLR_BITSFRC11MAVCLR_BITS;>:; ; :;;;q<MAVCLR_REG all#mT_all bit#:_bit5p<operator =<___as__10MAVCLR_REGFRC10MAVCLR_REG{<>;q< v< ;<<{<u=MAVFLG_BITSCPUFETCH#_CPUFETCHCPUWRITE#_CPUWRITEDMAWRITE #_DMAWRITErsvd1 #_rsvd1rsvd2#_rsvd25t=operator ==___as__11MAVFLG_BITSFRC11MAVFLG_BITS=><u= z= <===>MAVFLG_REG all#mT_all bit#<_bit5>operator = >___as__10MAVFLG_REGFRC10MAVFLG_REG>>=> > =6> >>?MAVINTEN_BITSCPUFETCH#_CPUFETCHCPUWRITE#_CPUWRITEDMAWRITE #_DMAWRITErsvd1 #_rsvd1rsvd2#_rsvd25?operator =*?___as__13MAVINTEN_BITSFRC13MAVINTEN_BITS$?>6>? ? 6>@?*?$??MAVINTEN_REG all#mT_all bit#6>_bit5?operator =?___as__12MAVINTEN_REGFRC12MAVINTEN_REG?>@?? ? @????@MAVSET_BITSCPUFETCH#_CPUFETCHCPUWRITE#_CPUWRITEDMAWRITE #_DMAWRITErsvd1 #_rsvd1rsvd2#_rsvd25@operator =@___as__11MAVSET_BITSFRC11MAVSET_BITS@>?@ @ ?@@@ZAMAVSET_REG all#mT_all bit#?_bit5YAoperator =jA___as__10MAVSET_REGFRC10MAVSET_REGdA>@ZA _A @AjAdAoBMCDCR_BITSMCLKSTS#_MCLKSTSMCLKCLR#_MCLKCLRMCLKOFF #_MCLKOFFOSCOFF #_OSCOFFrsvd1 #_rsvd1rsvd2#_rsvd25nBoperator =B___as__10MCDCR_BITSFRC10MCDCR_BITSyB>AoB tB ABByBCMCDCR_REG all#mT_all bit#A_bit5Coperator =C___as__9MCDCR_REGFRC9MCDCR_REGC>BC C B+CCC!DMCR1_BITSRMCM#_RMCMrsvd1#_rsvd1RCBLK #_RCBLKRPABLK #_RPABLKRPBBLK#_RPBBLKRMCME#_RMCMErsvd2#_rsvd25 Doperator =1D___as__9MCR1_BITSFRC9MCR1_BITS+D>+C!D &D +CGD1D+DDMCR1_REG all#_all bit#+C_bit5Doperator =D___as__8MCR1_REGFRC8MCR1_REGD>GDD D GDDDDEMCR2_BITSXMCM#_XMCMXCBLK #_XCBLKXPABLK #_XPABLKXPBBLK#_XPBBLKXMCME#_XMCMErsvd1#_rsvd15Eoperator =E___as__9MCR2_BITSFRC9MCR2_BITSE>DE E DEEEKFMCR2_REG all#_all bit#D_bit5JFoperator =[F___as__8MCR2_REGFRC8MCR2_REGUF>EKF PF EqF[FUF-GMCTL_BITSHARDRESET#_HARDRESETSOFTRESET#_SOFTRESETIACKE #_IACKErsvd1 #_rsvd15,Goperator ==G___as__9MCTL_BITSFRC9MCTL_BITS7G>qF-G 2G qFSG=G7GGMCTL_REG all#_all bit#qF_bit5Goperator =G___as__8MCTL_REGFRC8MCTL_REGG>SGG G SGGGGHJMEMORY_ERROR_REGS: UCERRFLG#(_UCERRFLG UCERRSET#_UCERRSET UCERRCLR#c_UCERRCLR UCCPUREADDR#mT_UCCPUREADDR UCDMAREADDR#mT_UCDMAREADDR UCCLA1READDR# mT_UCCLA1READDR rsvd1# _rsvd1 CERRFLG# .@_CERRFLG CERRSET#"A_CERRSET CERRCLR#$o>_CERRCLR CCPUREADDR#&mT_CCPUREADDR rsvd2#(,_rsvd2 CERRCNT#.mT_CERRCNT CERRTHRES#0mT_CERRTHRES CEINTFLG#2>;_CEINTFLG CEINTCLR#4f8_CEINTCLR CEINTSET#6<_CEINTSET CEINTEN#89_CEINTEN5GJoperator =bJ___as__17MEMORY_ERROR_REGSFRC17MEMORY_ERROR_REGSRJ>GHJ MJ>GxJN N>xJNO O NOOOPMFFINT_REG all#_all bit#N_bit5Poperator =.P___as__10MFFINT_REGFRC10MFFINT_REG(P>OP #P ODP.P(PfQMICLROVF_BITSINT1#_INT1INT2#_INT2INT3 #_INT3INT4 #_INT4INT5 #_INT5INT6 #_INT6INT7 #_INT7INT8#_INT8rsvd1#_rsvd15eQoperator =vQ___as__13MICLROVF_BITSFRC13MICLROVF_BITSpQ>DPfQ kQ DPQvQpQRMICLROVF_REG all#_all bit#DP_bit5Roperator =R___as__12MICLROVF_REGFRC12MICLROVF_REGR>QR R Q-RRRFSMICLR_BITSINT1#_INT1INT2#_INT2INT3 #_INT3INT4 #_INT4INT5 #_INT5INT6 #_INT6INT7 #_INT7INT8#_INT8rsvd1#_rsvd15ESoperator =VS___as__10MICLR_BITSFRC10MICLR_BITSPS>-RFS KS -RlSVSPSSMICLR_REG all#_all bit#-R_bit5Soperator =S___as__9MICLR_REGFRC9MICLR_REGS>lSS S lSTSSUMIER_BITSINT1#_INT1INT2#_INT2INT3 #_INT3INT4 #_INT4INT5 #_INT5INT6 #_INT6INT7 #_INT7INT8#_INT8rsvd1#_rsvd15Uoperator =&U___as__9MIER_BITSFRC9MIER_BITS U>TU U TUV V UWVV~WMIFRC_REG all#_all bit#U_bit5}Woperator =W___as__9MIFRC_REGFRC9MIFRC_REGW>W~W W WWWWXMIFR_BITSINT1#_INT1INT2#_INT2INT3 #_INT3INT4 #_INT4INT5 #_INT5INT6 #_INT6INT7 #_INT7INT8#_INT8rsvd1#_rsvd15Xoperator =X___as__9MIFR_BITSFRC9MIFR_BITSX>WX X WXXXKYMIFR_REG all#_all bit#W_bit5JYoperator =[Y___as__8MIFR_REGFRC8MIFR_REGUY>XKY PY XqY[YUYZMIOVF_BITSINT1#_INT1INT2#_INT2INT3 #_INT3INT4 #_INT4INT5 #_INT5INT6 #_INT6INT7 #_INT7INT8#_INT8rsvd1#_rsvd15Zoperator =Z___as__10MIOVF_BITSFRC10MIOVF_BITSZ>qYZ Z qYZZZ [MIOVF_REG all#_all bit#qY_bit5[operator =0[___as__9MIOVF_REGFRC9MIOVF_REG*[>Z [ %[ ZF[0[*[_\MIRUN_BITSINT1#_INT1INT2#_INT2INT3 #_INT3INT4 #_INT4INT5 #_INT5INT6 #_INT6INT7 #_INT7INT8#_INT8rsvd1#_rsvd15^\operator =o\___as__10MIRUN_BITSFRC10MIRUN_BITSi\>F[_\ d\ F[\o\i\\MIRUN_REG all#_all bit#F[_bit5\operator =]___as__9MIRUN_REGFRC9MIRUN_REG\>\\ \ \]]\^MODE_BITSPERINTSEL #_PERINTSELrsvd1 #_rsvd1OVRINTE#_OVRINTEPERINTE#_PERINTECHINTMODE#_CHINTMODEONESHOT#_ONESHOTCONTINUOUS#_CONTINUOUSrsvd2#_rsvd2rsvd3#_rsvd3DATASIZE#_DATASIZECHINTE#_CHINTE5^operator =^___as__9MODE_BITSFRC9MODE_BITS^>]^ ^ ]^^^0_MODE_REG all#_all bit#]_bit5/_operator =@____as__8MODE_REGFRC8MODE_REG:_>^0_ 5_ ^V_@_:__MR_REG i32#mT_i32 f32#_f325_operator =____as__6MR_REGFRC6MR_REG_>V__ _ V____=aMSGxINITDONE_BITSINITDONE_CPUTOCPU#_INITDONE_CPUTOCPUINITDONE_CPUTOCLA1#_INITDONE_CPUTOCLA1INITDONE_CLA1TOCPU #_INITDONE_CLA1TOCPUrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4#_rsvd45_=a Ba _caMaGaaMSGxINITDONE_REG all#mT_all bit#__bit5aoperator =a___as__16MSGxINITDONE_REGFRC16MSGxINITDONE_REGa>caa a cabaaFcMSGxINIT_BITSINIT_CPUTOCPU#_INIT_CPUTOCPUINIT_CPUTOCLA1#_INIT_CPUTOCLA1INIT_CLA1TOCPU #_INIT_CLA1TOCPUrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4#_rsvd45Ecoperator =Vc___as__13MSGxINIT_BITSFRC13MSGxINIT_BITSPc>bFc Kc blcVcPccMSGxINIT_REG all#mT_all bit#b_bit5coperator =c___as__12MSGxINIT_REGFRC12MSGxINIT_REGc>lcc c lc dccCeMSGxTEST_BITSTEST_CPUTOCPU#_TEST_CPUTOCPUTEST_CPUTOCLA1 #_TEST_CPUTOCLA1TEST_CLA1TOCPU #_TEST_CLA1TOCPUrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd45Beoperator =Se___as__13MSGxTEST_BITSFRC13MSGxTEST_BITSMe> dCe He dieSeMeeMSGxTEST_REG all#mT_all bit# d_bit5eoperator =e___as__12MSGxTEST_REGFRC12MSGxTEST_REGe>iee e ie feeiMcBSP_REGS$ DRR2#_DRR2 DRR1#_DRR1 DXR2#R_DXR2 DXR1#!_DXR1 SPCR2# {_SPCR2 SPCR1#y_SPCR1 RCR2#*_RCR2 RCR1#I)_RCR1 XCR2#o_XCR2 XCR1# Ȫ_XCR1 SRGR2# d_SRGR2 SRGR1# _SRGR1 MCR2# E_MCR2 MCR1# GD_MCR1 RCERA#_RCERA RCERB#_RCERB XCERA#_XCERA XCERB#_XCERB PCR#9_PCR RCERC#_RCERC RCERD#_RCERD XCERC#_XCERC XCERD#_XCERD RCERE#_RCERE RCERF#_RCERF XCERE#_XCERE XCERF#_XCERF RCERG#_RCERG RCERH#_RCERH XCERG#_XCERG XCERH#_XCERH rsvd1#:_rsvd1 MFFINT##O_MFFINT5ioperator =5i___as__10McBSP_REGSFRC10McBSP_REGS%i> fi i> f<+i fKi5i%ijNMAVCLR_BITSCPUREAD#_CPUREADCPUWRITE#_CPUWRITECPUFETCH #_CPUFETCHDMAWRITE #_DMAWRITECLA1READ #_CLA1READCLA1WRITE #_CLA1WRITECLA1FETCH #_CLA1FETCHrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd55joperator =j___as__12NMAVCLR_BITSFRC12NMAVCLR_BITSj>Kij j KikjjkNMAVCLR_REG all#mT_all bit#Ki_bit5koperator =k___as__11NMAVCLR_REGFRC11NMAVCLR_REGk>kk k kkkkUmNMAVFLG_BITSCPUREAD#_CPUREADCPUWRITE#_CPUWRITECPUFETCH #_CPUFETCHDMAWRITE #_DMAWRITECLA1READ #_CLA1READCLA1WRITE #_CLA1WRITECLA1FETCH #_CLA1FETCHrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd55Tmoperator =em___as__12NMAVFLG_BITSFRC12NMAVFLG_BITS_m>kUm Zm k{mem_mmNMAVFLG_REG all#mT_all bit#k_bit5moperator =n___as__11NMAVFLG_REGFRC11NMAVFLG_REGm>{mm m {mnnmoNMAVINTEN_BITSCPUREAD#_CPUREADCPUWRITE#_CPUWRITECPUFETCH #_CPUFETCHDMAWRITE #_DMAWRITECLA1READ #_CLA1READCLA1WRITE #_CLA1WRITECLA1FETCH #_CLA1FETCHrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd55ooperator =o___as__14NMAVINTEN_BITSFRC14NMAVINTEN_BITSo>no o nooofpNMAVINTEN_REG all#mT_all bit#n_bit5epoperator =vp___as__13NMAVINTEN_REGFRC13NMAVINTEN_REGpp>ofp kp opvppp/rNMAVSET_BITSCPUREAD#_CPUREADCPUWRITE#_CPUWRITECPUFETCH #_CPUFETCHDMAWRITE #_DMAWRITECLA1READ #_CLA1READCLA1WRITE #_CLA1WRITECLA1FETCH #_CLA1FETCHrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd55.roperator =?r___as__12NMAVSET_BITSFRC12NMAVSET_BITS9r>p/r 4r pUr?r9rrNMAVSET_REG all#mT_all bit#p_bit5roperator =r___as__11NMAVSET_REGFRC11NMAVSET_REGr>Urr r UrrrrusNMICFG_BITSNMIE#_NMIErsvd1#_rsvd15tsoperator =s___as__11NMICFG_BITSFRC11NMICFG_BITSs>rus zs rssstNMICFG_REG all#_all bit#r_bit5toperator = t___as__10NMICFG_REGFRC10NMICFG_REGt>st t s6t tt!vNMIFLGCLR_BITSNMIINT#_NMIINTCLOCKFAIL#_CLOCKFAILRAMUNCERR #_RAMUNCERRFLUNCERR #_FLUNCERRCPU1HWBISTERR #_CPU1HWBISTERRCPU2HWBISTERR #_CPU2HWBISTERRPIEVECTERR #_PIEVECTERRrsvd1#_rsvd1CLBNMI#_CLBNMICPU2WDRSn#_CPU2WDRSnCPU2NMIWDRSn#_CPU2NMIWDRSnOVF#_OVFrsvd2#_rsvd25 voperator =1v___as__14NMIFLGCLR_BITSFRC14NMIFLGCLR_BITS+v>6t!v &v 6tGv1v+vvNMIFLGCLR_REG all#_all bit#6t_bit5voperator =v___as__13NMIFLGCLR_REGFRC13NMIFLGCLR_REGv>Gvv v GvvvvxNMIFLGFRC_BITSrsvd1#_rsvd1CLOCKFAIL#_CLOCKFAILRAMUNCERR #_RAMUNCERRFLUNCERR #_FLUNCERRCPU1HWBISTERR #_CPU1HWBISTERRCPU2HWBISTERR #_CPU2HWBISTERRPIEVECTERR #_PIEVECTERRrsvd2#_rsvd2CLBNMI#_CLBNMICPU2WDRSn#_CPU2WDRSnCPU2NMIWDRSn#_CPU2NMIWDRSnOVF#_OVFrsvd3#_rsvd35xoperator =x___as__14NMIFLGFRC_BITSFRC14NMIFLGFRC_BITSx>vx x vxxxxyNMIFLGFRC_REG all#_all bit#v_bit5wyoperator =y___as__13NMIFLGFRC_REGFRC13NMIFLGFRC_REGy>xxy }y xyyy{NMIFLG_BITSNMIINT#_NMIINTCLOCKFAIL#_CLOCKFAILRAMUNCERR #_RAMUNCERRFLUNCERR #_FLUNCERRCPU1HWBISTERR #_CPU1HWBISTERRCPU2HWBISTERR #_CPU2HWBISTERRPIEVECTERR #_PIEVECTERRrsvd1#_rsvd1CLBNMI#_CLBNMICPU2WDRSn#_CPU2WDRSnCPU2NMIWDRSn#_CPU2NMIWDRSnrsvd2#_rsvd2rsvd3#_rsvd35{operator ={___as__11NMIFLG_BITSFRC11NMIFLG_BITS{>y{ { y{{{|NMIFLG_REG all#_all bit#y_bit5|operator =/|___as__10NMIFLG_REGFRC10NMIFLG_REG)|>{| $| {E|/|)|.~NMISHDFLG_BITSrsvd1#_rsvd1CLOCKFAIL#_CLOCKFAILRAMUNCERR #_RAMUNCERRFLUNCERR #_FLUNCERRCPU1HWBISTERR #_CPU1HWBISTERRCPU2HWBISTERR #_CPU2HWBISTERRPIEVECTERR #_PIEVECTERRrsvd2#_rsvd2CLBNMI#_CLBNMICPU2WDRSn#_CPU2WDRSnCPU2NMIWDRSn#_CPU2NMIWDRSnOVF#_OVFrsvd3#_rsvd35-~operator =>~___as__14NMISHDFLG_BITSFRC14NMISHDFLG_BITS8~>E|.~ 3~ E|T~>~8~~NMISHDFLG_REG all#_all bit#E|_bit5~operator =~___as__13NMISHDFLG_REGFRC13NMISHDFLG_REG~>T~~ ~ T~~~~NMI_INTRUPT_REGS NMICFG#s_NMICFG NMIFLG#{_NMIFLG NMIFLGCLR#Gv_NMIFLGCLR NMIFLGFRC#x_NMIFLGFRC NMIWDCNT#_NMIWDCNT NMIWDPRD#_NMIWDPRD NMISHDFLG#T~_NMISHDFLG5operator =7___as__16NMI_INTRUPT_REGSFRC16NMI_INTRUPT_REGS'>~ ">~<- ~M7'PCLKCR0_BITSCLA1#_CLA1rsvd1#_rsvd1DMA #_DMACPUTIMER0 #_CPUTIMER0CPUTIMER1 #_CPUTIMER1CPUTIMER2 #_CPUTIMER2rsvd2 #_rsvd2HRPWM#_HRPWMrsvd3#_rsvd3TBCLKSYNC #_TBCLKSYNCGTBCLKSYNC #_GTBCLKSYNCrsvd4 #_rsvd45operator =___as__12PCLKCR0_BITSFRC12PCLKCR0_BITS>M  MPCLKCR0_REG all#mT_all bit#M_bit5operator =___as__11PCLKCR0_REGFRC11PCLKCR0_REG>  PCLKCR10_BITSCAN_A#_CAN_ACAN_B#_CAN_Brsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4#_rsvd45operator =___as__13PCLKCR10_BITSFRC13PCLKCR10_BITS>  7PCLKCR10_REG all#mT_all bit#_bit56operator =G___as__12PCLKCR10_REGFRC12PCLKCR10_REGA>7 < ]GAOPCLKCR11_BITSMcBSP_A#_McBSP_AMcBSP_B#_McBSP_Brsvd1#_rsvd1USB_A#_USB_Arsvd2#_rsvd2rsvd3#_rsvd35Noperator =____as__13PCLKCR11_BITSFRC13PCLKCR11_BITSY>]O T ]u_YPCLKCR11_REG all#mT_all bit#]_bit5operator =___as__12PCLKCR11_REGFRC12PCLKCR11_REG>u  uІPCLKCR12_BITSuPP_A#_uPP_Arsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd35φoperator =___as__13PCLKCR12_BITSFRC13PCLKCR12_BITSچ>І Ն چqPCLKCR12_REG all#mT_all bit#_bit5poperator =___as__12PCLKCR12_REGFRC12PCLKCR12_REG{>q v {PCLKCR13_BITSADC_A#_ADC_AADC_B#_ADC_BADC_C #_ADC_CADC_D #_ADC_Drsvd1 #_rsvd1rsvd2#_rsvd25operator =___as__13PCLKCR13_BITSFRC13PCLKCR13_BITS>  "PCLKCR13_REG all#mT_all bit#_bit5!operator =2___as__12PCLKCR13_REGFRC12PCLKCR13_REG,>" ' H2,PCLKCR14_BITSCMPSS1#_CMPSS1CMPSS2#_CMPSS2CMPSS3 #_CMPSS3CMPSS4 #_CMPSS4CMPSS5 #_CMPSS5CMPSS6 #_CMPSS6CMPSS7 #_CMPSS7CMPSS8#_CMPSS8rsvd1#_rsvd1rsvd2#_rsvd25operator =___as__13PCLKCR14_BITSFRC13PCLKCR14_BITS>H  HȊCPCLKCR14_REG all#mT_all bit#H_bit5Boperator =S___as__12PCLKCR14_REGFRC12PCLKCR14_REGM>ȊC H ȊiSMPCLKCR16_BITSrsvd1#_rsvd1rsvd2#_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd4rsvd5 #_rsvd5DAC_A#_DAC_ADAC_B#_DAC_BDAC_C #_DAC_Crsvd6 #_rsvd6rsvd7 #_rsvd75operator =Ì___as__13PCLKCR16_BITSFRC13PCLKCR16_BITS>i  iٌÌTPCLKCR16_REG all#mT_all bit#i_bit5Soperator =d___as__12PCLKCR16_REGFRC12PCLKCR16_REG^>ٌT Y ٌzd^1PCLKCR1_BITSEMIF1#_EMIF1EMIF2#_EMIF2rsvd1#_rsvd1rsvd2#_rsvd250operator =A___as__12PCLKCR1_BITSFRC12PCLKCR1_BITS;>z1 6 zWA;ώPCLKCR1_REG all#mT_all bit#z_bit5Ύoperator =ߎ___as__11PCLKCR1_REGFRC11PCLKCR1_REGَ>Wώ Ԏ WߎَPCLKCR2_BITSEPWM1#_EPWM1EPWM2#_EPWM2EPWM3 #_EPWM3EPWM4 #_EPWM4EPWM5 #_EPWM5EPWM6 #_EPWM6EPWM7 #_EPWM7EPWM8#_EPWM8EPWM9#_EPWM9EPWM10#_EPWM10EPWM11#_EPWM11EPWM12#_EPWM12rsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd55operator =___as__12PCLKCR2_BITSFRC12PCLKCR2_BITS>  PCLKCR2_REG all#mT_all bit#_bit5operator =___as__11PCLKCR2_REGFRC11PCLKCR2_REG>  PCLKCR3_BITSECAP1#_ECAP1ECAP2#_ECAP2ECAP3 #_ECAP3ECAP4 #_ECAP4ECAP5 #_ECAP5ECAP6 #_ECAP6rsvd1 #_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd45operator =___as__12PCLKCR3_BITSFRC12PCLKCR3_BITS>  PCLKCR3_REG all#mT_all bit#_bit5operator =___as__11PCLKCR3_REGFRC11PCLKCR3_REG>  PCLKCR4_BITSEQEP1#_EQEP1EQEP2#_EQEP2EQEP3 #_EQEP3rsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35operator =___as__12PCLKCR4_BITSFRC12PCLKCR4_BITS>  Ɣ>PCLKCR4_REG all#mT_all bit#_bit5=operator =N___as__11PCLKCR4_REGFRC11PCLKCR4_REGH>Ɣ> C ƔdNHPCLKCR6_BITSSD1#_SD1SD2#_SD2rsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd4rsvd5 #_rsvd5rsvd6#_rsvd6rsvd7#_rsvd7rsvd8#_rsvd85operator =___as__12PCLKCR6_BITSFRC12PCLKCR6_BITS>d  dɖAPCLKCR6_REG all#mT_all bit#d_bit5@operator =Q___as__11PCLKCR6_REGFRC11PCLKCR6_REGK>ɖA F ɖgQKNPCLKCR7_BITSSCI_A#_SCI_ASCI_B#_SCI_BSCI_C #_SCI_CSCI_D #_SCI_Drsvd1 #_rsvd1rsvd2#_rsvd25Moperator =^___as__12PCLKCR7_BITSFRC12PCLKCR7_BITSX>gN S gt^XPCLKCR7_REG all#mT_all bit#g_bit5operator =___as__11PCLKCR7_REGFRC11PCLKCR7_REG>t  t)PCLKCR8_BITSSPI_A#_SPI_ASPI_B#_SPI_BSPI_C #_SPI_Crsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd55(operator =9___as__12PCLKCR8_BITSFRC12PCLKCR8_BITS3>) . O93ǚPCLKCR8_REG all#mT_all bit#_bit5ƚoperator =ך___as__11PCLKCR8_REGFRC11PCLKCR8_REGњ>Oǚ ̚ OךњԛPCLKCR9_BITSI2C_A#_I2C_AI2C_B#_I2C_Brsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd45ӛoperator =___as__12PCLKCR9_BITSFRC12PCLKCR9_BITSޛ>ԛ ٛ ޛrPCLKCR9_REG all#mT_all bit#_bit5qoperator =___as__11PCLKCR9_REGFRC11PCLKCR9_REG|>r w |PCR_BITSCLKRP#_CLKRPCLKXP#_CLKXPFSRP #_FSRPFSXP #_FSXPrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3SCLKME#_SCLKMECLKRM#_CLKRMCLKXM#_CLKXMFSRM#_FSRMFSXM#_FSXMrsvd4#_rsvd45operator =#___as__8PCR_BITSFRC8PCR_BITS>  9#PCR_REG all#_all bit#_bit5operator =___as__7PCR_REGFRC7PCR_REG>9  9ɞPERCLKDIVSEL_BITSEPWMCLKDIV#_EPWMCLKDIVrsvd1 #_rsvd1EMIF1CLKDIV #_EMIF1CLKDIVrsvd2 #_rsvd2EMIF2CLKDIV #_EMIF2CLKDIVrsvd3 #_rsvd3rsvd4#_rsvd45operator = ___as__17PERCLKDIVSEL_BITSFRC17PERCLKDIVSEL_BITS>ɞ  ɞ PERCLKDIVSEL_REG all#mT_all bit#ɞ_bit5operator =___as__16PERCLKDIVSEL_REGFRC16PERCLKDIVSEL_REG>  ̠FPIEACK_BITSACK1#_ACK1ACK2#_ACK2ACK3 #_ACK3ACK4 #_ACK4ACK5 #_ACK5ACK6 #_ACK6ACK7 #_ACK7ACK8#_ACK8ACK9#_ACK9ACK10#_ACK10ACK11#_ACK11ACK12#_ACK12rsvd1#_rsvd15Eoperator =V___as__11PIEACK_BITSFRC11PIEACK_BITSP>̠F K ̠lVPPIEACK_REG all#_all bit#̠_bit5operator =___as__10PIEACK_REGFRC10PIEACK_REG>l  lPIECTRL_BITSENPIE#_ENPIEPIEVECT#_PIEVECT5operator =___as__12PIECTRL_BITSFRC12PIECTRL_BITS>  0PIECTRL_REG all#_all bit#_bit5/operator =@___as__11PIECTRL_REGFRC11PIECTRL_REG:>0 5 V@:>PIEIER10_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165=operator =N___as__13PIEIER10_BITSFRC13PIEIER10_BITSH>V> C VdNHߦPIEIER10_REG all#_all bit#V_bit5ަoperator =___as__12PIEIER10_REGFRC12PIEIER10_REG>dߦ  dPIEIER11_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__13PIEIER11_BITSFRC13PIEIER11_BITS>  PIEIER11_REG all#_all bit#_bit5operator =___as__12PIEIER11_REGFRC12PIEIER11_REG>  PIEIER12_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__13PIEIER12_BITSFRC13PIEIER12_BITS>  «=PIEIER12_REG all#_all bit#_bit5<operator =M___as__12PIEIER12_REGFRC12PIEIER12_REGG>«= B «cMGHPIEIER1_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165Goperator =X___as__12PIEIER1_BITSFRC12PIEIER1_BITSR>cH M cnXRPIEIER1_REG all#_all bit#c_bit5operator =___as__11PIEIER1_REGFRC11PIEIER1_REG>n  n PIEIER2_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIER2_BITSFRC12PIEIER2_BITS>   PIEIER2_REG all#_all bit# _bit5operator =___as__11PIEIER2_REGFRC11PIEIER2_REG>  PIEIER3_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIER3_BITSFRC12PIEIER3_BITS>  8PIEIER3_REG all#_all bit#_bit57operator =H___as__11PIEIER3_REGFRC11PIEIER3_REGB>8 = ^HBCPIEIER4_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165Boperator =S___as__12PIEIER4_BITSFRC12PIEIER4_BITSM>^C H ^iSMPIEIER4_REG all#_all bit#^_bit5operator =___as__11PIEIER4_REGFRC11PIEIER4_REG>i  iPIEIER5_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIER5_BITSFRC12PIEIER5_BITS>  PIEIER5_REG all#_all bit#_bit5operator =___as__11PIEIER5_REGFRC11PIEIER5_REG>  PIEIER6_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIER6_BITSFRC12PIEIER6_BITS>  3PIEIER6_REG all#_all bit#_bit52operator =C___as__11PIEIER6_REGFRC11PIEIER6_REG=>3 8 YC=>PIEIER7_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165=operator =N___as__12PIEIER7_BITSFRC12PIEIER7_BITSH>Y> C YdNHܾPIEIER7_REG all#_all bit#Y_bit5۾operator =___as__11PIEIER7_REGFRC11PIEIER7_REG>dܾ  dPIEIER8_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIER8_BITSFRC12PIEIER8_BITS>   PIEIER8_REG all#_all bit#_bit5operator =___as__11PIEIER8_REGFRC11PIEIER8_REG>   PIEIER9_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIER9_BITSFRC12PIEIER9_BITS>  .PIEIER9_REG all#_all bit#_bit5-operator =>___as__11PIEIER9_REGFRC11PIEIER9_REG8>. 3 T>8<PIEIFR10_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165;operator =L___as__13PIEIFR10_BITSFRC13PIEIFR10_BITSF>T< A TbLFPIEIFR10_REG all#_all bit#T_bit5operator =___as__12PIEIFR10_REGFRC12PIEIFR10_REG>b  bPIEIFR11_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__13PIEIFR11_BITSFRC13PIEIFR11_BITS>  PIEIFR11_REG all#_all bit#_bit5operator =___as__12PIEIFR11_REGFRC12PIEIFR11_REG>  PIEIFR12_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__13PIEIFR12_BITSFRC13PIEIFR12_BITS>  ;PIEIFR12_REG all#_all bit#_bit5:operator =K___as__12PIEIFR12_REGFRC12PIEIFR12_REGE>; @ aKEFPIEIFR1_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165Eoperator =V___as__12PIEIFR1_BITSFRC12PIEIFR1_BITSP>aF K alVPPIEIFR1_REG all#_all bit#a_bit5operator =___as__11PIEIFR1_REGFRC11PIEIFR1_REG>l  l PIEIFR2_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIFR2_BITSFRC12PIEIFR2_BITS>   PIEIFR2_REG all#_all bit# _bit5operator =___as__11PIEIFR2_REGFRC11PIEIFR2_REG>  PIEIFR3_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIFR3_BITSFRC12PIEIFR3_BITS>  6PIEIFR3_REG all#_all bit#_bit55operator =F___as__11PIEIFR3_REGFRC11PIEIFR3_REG@>6 ; \F@APIEIFR4_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165@operator =Q___as__12PIEIFR4_BITSFRC12PIEIFR4_BITSK>\A F \gQKPIEIFR4_REG all#_all bit#\_bit5operator =___as__11PIEIFR4_REGFRC11PIEIFR4_REG>g  gPIEIFR5_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIFR5_BITSFRC12PIEIFR5_BITS>  PIEIFR5_REG all#_all bit#_bit5operator =___as__11PIEIFR5_REGFRC11PIEIFR5_REG>  PIEIFR6_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIFR6_BITSFRC12PIEIFR6_BITS>  1PIEIFR6_REG all#_all bit#_bit50operator =A___as__11PIEIFR6_REGFRC11PIEIFR6_REG;>1 6 WA;<PIEIFR7_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165;operator =L___as__12PIEIFR7_BITSFRC12PIEIFR7_BITSF>W< A WbLFPIEIFR7_REG all#_all bit#W_bit5operator =___as__11PIEIFR7_REGFRC11PIEIFR7_REG>b  bPIEIFR8_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIFR8_BITSFRC12PIEIFR8_BITS>   PIEIFR8_REG all#_all bit#_bit5operator =___as__11PIEIFR8_REGFRC11PIEIFR8_REG>   PIEIFR9_BITSINTx1#_INTx1INTx2#_INTx2INTx3 #_INTx3INTx4 #_INTx4INTx5 #_INTx5INTx6 #_INTx6INTx7 #_INTx7INTx8#_INTx8INTx9#_INTx9INTx10#_INTx10INTx11#_INTx11INTx12#_INTx12INTx13#_INTx13INTx14#_INTx14INTx15#_INTx15INTx16#_INTx165operator =___as__12PIEIFR9_BITSFRC12PIEIFR9_BITS>  ,PIEIFR9_REG all#_all bit#_bit5+operator =<___as__11PIEIFR9_REGFRC11PIEIFR9_REG6>, 1 R<6PIEVERRADDR_BITSADDR #mT_ADDRrsvd1 #_rsvd15operator =___as__16PIEVERRADDR_BITSFRC16PIEVERRADDR_BITS>R  R PIEVERRADDR_REG all#mT_all bit#R_bit5operator =___as__15PIEVERRADDR_REGFRC15PIEVERRADDR_REG>   PIE_CTRL_REGS PIECTRL#_PIECTRL PIEACK#l_PIEACK PIEIER1#n_PIEIER1 PIEIFR1#l_PIEIFR1 PIEIER2#_PIEIER2 PIEIFR2#_PIEIFR2 PIEIER3#_PIEIER3 PIEIFR3#_PIEIFR3 PIEIER4#i_PIEIER4 PIEIFR4# g_PIEIFR4 PIEIER5# _PIEIER5 PIEIFR5# _PIEIFR5 PIEIER6# _PIEIER6 PIEIFR6# _PIEIFR6 PIEIER7#d_PIEIER7 PIEIFR7#b_PIEIFR7 PIEIER8# _PIEIER8 PIEIFR8# _PIEIFR8 PIEIER9#_PIEIER9 PIEIFR9#_PIEIFR9 PIEIER10#d_PIEIER10 PIEIFR10#b_PIEIFR10 PIEIER11#_PIEIER11 PIEIFR11#_PIEIFR11 PIEIER12#«_PIEIER12 PIEIFR12#_PIEIFR125operator =___as__13PIE_CTRL_REGSFRC13PIE_CTRL_REGS> ><  PIE_VECT_TABLE PIE1_RESERVED_INT#_PIE1_RESERVED_INT PIE2_RESERVED_INT#_PIE2_RESERVED_INT PIE3_RESERVED_INT#_PIE3_RESERVED_INT PIE4_RESERVED_INT#_PIE4_RESERVED_INT PIE5_RESERVED_INT#_PIE5_RESERVED_INT PIE6_RESERVED_INT# _PIE6_RESERVED_INT PIE7_RESERVED_INT# _PIE7_RESERVED_INT PIE8_RESERVED_INT#_PIE8_RESERVED_INT PIE9_RESERVED_INT#_PIE9_RESERVED_INT PIE10_RESERVED_INT#_PIE10_RESERVED_INT PIE11_RESERVED_INT#_PIE11_RESERVED_INT PIE12_RESERVED_INT#_PIE12_RESERVED_INT PIE13_RESERVED_INT#_PIE13_RESERVED_INT TIMER1_INT#_TIMER1_INT TIMER2_INT#_TIMER2_INT DATALOG_INT#_DATALOG_INT RTOS_INT# _RTOS_INT EMU_INT#"_EMU_INT NMI_INT#$_NMI_INT ILLEGAL_INT#&_ILLEGAL_INT USER1_INT#(_USER1_INT USER2_INT#*_USER2_INT USER3_INT#,_USER3_INT USER4_INT#._USER4_INT USER5_INT#0_USER5_INT USER6_INT#2_USER6_INT USER7_INT#4_USER7_INT USER8_INT#6_USER8_INT USER9_INT#8_USER9_INT USER10_INT#:_USER10_INT USER11_INT#<_USER11_INT USER12_INT#>_USER12_INT ADCA1_INT#@_ADCA1_INT ADCB1_INT#B_ADCB1_INT ADCC1_INT#D_ADCC1_INT XINT1_INT#F_XINT1_INT XINT2_INT#H_XINT2_INT ADCD1_INT#J_ADCD1_INT TIMER0_INT#L_TIMER0_INT WAKE_INT#N_WAKE_INT EPWM1_TZ_INT#P_EPWM1_TZ_INT EPWM2_TZ_INT#R_EPWM2_TZ_INT EPWM3_TZ_INT#T_EPWM3_TZ_INT EPWM4_TZ_INT#V_EPWM4_TZ_INT EPWM5_TZ_INT#X_EPWM5_TZ_INT EPWM6_TZ_INT#Z_EPWM6_TZ_INT EPWM7_TZ_INT#\_EPWM7_TZ_INT EPWM8_TZ_INT#^_EPWM8_TZ_INT EPWM1_INT#`_EPWM1_INT EPWM2_INT#b_EPWM2_INT EPWM3_INT#d_EPWM3_INT EPWM4_INT#f_EPWM4_INT EPWM5_INT#h_EPWM5_INT EPWM6_INT#j_EPWM6_INT EPWM7_INT#l_EPWM7_INT EPWM8_INT#n_EPWM8_INT ECAP1_INT#p_ECAP1_INT ECAP2_INT#r_ECAP2_INT ECAP3_INT#t_ECAP3_INT ECAP4_INT#v_ECAP4_INT ECAP5_INT#x_ECAP5_INT ECAP6_INT#z_ECAP6_INT PIE14_RESERVED_INT#|_PIE14_RESERVED_INT PIE15_RESERVED_INT#~_PIE15_RESERVED_INT EQEP1_INT#_EQEP1_INT EQEP2_INT#_EQEP2_INT EQEP3_INT#_EQEP3_INT PIE16_RESERVED_INT#_PIE16_RESERVED_INT PIE17_RESERVED_INT#_PIE17_RESERVED_INT PIE18_RESERVED_INT#_PIE18_RESERVED_INT PIE19_RESERVED_INT#_PIE19_RESERVED_INT PIE20_RESERVED_INT#_PIE20_RESERVED_INT SPIA_RX_INT#_SPIA_RX_INT SPIA_TX_INT#_SPIA_TX_INT SPIB_RX_INT#_SPIB_RX_INT SPIB_TX_INT#_SPIB_TX_INT MCBSPA_RX_INT#_MCBSPA_RX_INT MCBSPA_TX_INT#_MCBSPA_TX_INT MCBSPB_RX_INT#_MCBSPB_RX_INT MCBSPB_TX_INT#_MCBSPB_TX_INT DMA_CH1_INT#_DMA_CH1_INT DMA_CH2_INT#_DMA_CH2_INT DMA_CH3_INT#_DMA_CH3_INT DMA_CH4_INT#_DMA_CH4_INT DMA_CH5_INT#_DMA_CH5_INT DMA_CH6_INT#_DMA_CH6_INT PIE21_RESERVED_INT#_PIE21_RESERVED_INT PIE22_RESERVED_INT#_PIE22_RESERVED_INT I2CA_INT#_I2CA_INT I2CA_FIFO_INT#_I2CA_FIFO_INT I2CB_INT#_I2CB_INT I2CB_FIFO_INT#_I2CB_FIFO_INT SCIC_RX_INT#_SCIC_RX_INT SCIC_TX_INT#_SCIC_TX_INT SCID_RX_INT#_SCID_RX_INT SCID_TX_INT#_SCID_TX_INT SCIA_RX_INT#_SCIA_RX_INT SCIA_TX_INT#_SCIA_TX_INT SCIB_RX_INT#_SCIB_RX_INT SCIB_TX_INT#_SCIB_TX_INT CANA0_INT#_CANA0_INT CANA1_INT#_CANA1_INT CANB0_INT#_CANB0_INT CANB1_INT#_CANB1_INT ADCA_EVT_INT#_ADCA_EVT_INT ADCA2_INT#_ADCA2_INT ADCA3_INT#_ADCA3_INT ADCA4_INT#_ADCA4_INT ADCB_EVT_INT#_ADCB_EVT_INT ADCB2_INT#_ADCB2_INT ADCB3_INT#_ADCB3_INT ADCB4_INT#_ADCB4_INT CLA1_1_INT#_CLA1_1_INT CLA1_2_INT#_CLA1_2_INT CLA1_3_INT#_CLA1_3_INT CLA1_4_INT#_CLA1_4_INT CLA1_5_INT#_CLA1_5_INT CLA1_6_INT#_CLA1_6_INT CLA1_7_INT#_CLA1_7_INT CLA1_8_INT#_CLA1_8_INT XINT3_INT#_XINT3_INT XINT4_INT#_XINT4_INT XINT5_INT#_XINT5_INT PIE23_RESERVED_INT#_PIE23_RESERVED_INT PIE24_RESERVED_INT#_PIE24_RESERVED_INT VCU_INT#_VCU_INT FPU_OVERFLOW_INT#_FPU_OVERFLOW_INT FPU_UNDERFLOW_INT#_FPU_UNDERFLOW_INT PIE25_RESERVED_INT#_PIE25_RESERVED_INT PIE26_RESERVED_INT#_PIE26_RESERVED_INT PIE27_RESERVED_INT#_PIE27_RESERVED_INT PIE28_RESERVED_INT#_PIE28_RESERVED_INT IPC0_INT#_IPC0_INT IPC1_INT#_IPC1_INT IPC2_INT#_IPC2_INT IPC3_INT#_IPC3_INT EPWM9_TZ_INT#_EPWM9_TZ_INT EPWM10_TZ_INT#_EPWM10_TZ_INT EPWM11_TZ_INT#_EPWM11_TZ_INT EPWM12_TZ_INT#_EPWM12_TZ_INT PIE29_RESERVED_INT#_PIE29_RESERVED_INT PIE30_RESERVED_INT#_PIE30_RESERVED_INT PIE31_RESERVED_INT#_PIE31_RESERVED_INT PIE32_RESERVED_INT#_PIE32_RESERVED_INT EPWM9_INT#_EPWM9_INT EPWM10_INT#_EPWM10_INT EPWM11_INT#_EPWM11_INT EPWM12_INT#_EPWM12_INT PIE33_RESERVED_INT#_PIE33_RESERVED_INT PIE34_RESERVED_INT#_PIE34_RESERVED_INT PIE35_RESERVED_INT#_PIE35_RESERVED_INT PIE36_RESERVED_INT#_PIE36_RESERVED_INT PIE37_RESERVED_INT#_PIE37_RESERVED_INT PIE38_RESERVED_INT#_PIE38_RESERVED_INT PIE39_RESERVED_INT#_PIE39_RESERVED_INT PIE40_RESERVED_INT#_PIE40_RESERVED_INT PIE41_RESERVED_INT#_PIE41_RESERVED_INT PIE42_RESERVED_INT#_PIE42_RESERVED_INT PIE43_RESERVED_INT#_PIE43_RESERVED_INT PIE44_RESERVED_INT#_PIE44_RESERVED_INT SD1_INT#_SD1_INT SD2_INT#_SD2_INT PIE45_RESERVED_INT#_PIE45_RESERVED_INT PIE46_RESERVED_INT#_PIE46_RESERVED_INT PIE47_RESERVED_INT#_PIE47_RESERVED_INT PIE48_RESERVED_INT#_PIE48_RESERVED_INT PIE49_RESERVED_INT#_PIE49_RESERVED_INT PIE50_RESERVED_INT#_PIE50_RESERVED_INT SPIC_RX_INT#_SPIC_RX_INT SPIC_TX_INT#_SPIC_TX_INT PIE51_RESERVED_INT#_PIE51_RESERVED_INT PIE52_RESERVED_INT#_PIE52_RESERVED_INT PIE53_RESERVED_INT#_PIE53_RESERVED_INT PIE54_RESERVED_INT#_PIE54_RESERVED_INT PIE55_RESERVED_INT#_PIE55_RESERVED_INT PIE56_RESERVED_INT#_PIE56_RESERVED_INT PIE57_RESERVED_INT#_PIE57_RESERVED_INT PIE58_RESERVED_INT#_PIE58_RESERVED_INT PIE59_RESERVED_INT#_PIE59_RESERVED_INT PIE60_RESERVED_INT#_PIE60_RESERVED_INT PIE61_RESERVED_INT#_PIE61_RESERVED_INT PIE62_RESERVED_INT#_PIE62_RESERVED_INT PIE63_RESERVED_INT#_PIE63_RESERVED_INT PIE64_RESERVED_INT#_PIE64_RESERVED_INT PIE65_RESERVED_INT#_PIE65_RESERVED_INT PIE66_RESERVED_INT#_PIE66_RESERVED_INT PIE67_RESERVED_INT#_PIE67_RESERVED_INT PIE68_RESERVED_INT#_PIE68_RESERVED_INT PIE69_RESERVED_INT#_PIE69_RESERVED_INT PIE70_RESERVED_INT#_PIE70_RESERVED_INT PIE71_RESERVED_INT#_PIE71_RESERVED_INT PIE72_RESERVED_INT#_PIE72_RESERVED_INT PIE73_RESERVED_INT#_PIE73_RESERVED_INT PIE74_RESERVED_INT#_PIE74_RESERVED_INT PIE75_RESERVED_INT#_PIE75_RESERVED_INT PIE76_RESERVED_INT#_PIE76_RESERVED_INT PIE77_RESERVED_INT#_PIE77_RESERVED_INT PIE78_RESERVED_INT#_PIE78_RESERVED_INT PIE79_RESERVED_INT#_PIE79_RESERVED_INT PIE80_RESERVED_INT#_PIE80_RESERVED_INT ADCC_EVT_INT#_ADCC_EVT_INT ADCC2_INT#_ADCC2_INT ADCC3_INT#_ADCC3_INT ADCC4_INT#_ADCC4_INT ADCD_EVT_INT#_ADCD_EVT_INT ADCD2_INT#_ADCD2_INT ADCD3_INT#_ADCD3_INT ADCD4_INT#_ADCD4_INT PIE81_RESERVED_INT#_PIE81_RESERVED_INT PIE82_RESERVED_INT#_PIE82_RESERVED_INT PIE83_RESERVED_INT#_PIE83_RESERVED_INT PIE84_RESERVED_INT#_PIE84_RESERVED_INT PIE85_RESERVED_INT#_PIE85_RESERVED_INT PIE86_RESERVED_INT#_PIE86_RESERVED_INT PIE87_RESERVED_INT#_PIE87_RESERVED_INT PIE88_RESERVED_INT#_PIE88_RESERVED_INT EMIF_ERROR_INT#_EMIF_ERROR_INT RAM_CORRECTABLE_ERROR_INT#_RAM_CORRECTABLE_ERROR_INT FLASH_CORRECTABLE_ERROR_INT#_FLASH_CORRECTABLE_ERROR_INT RAM_ACCESS_VIOLATION_INT#_RAM_ACCESS_VIOLATION_INT SYS_PLL_SLIP_INT#_SYS_PLL_SLIP_INT AUX_PLL_SLIP_INT#_AUX_PLL_SLIP_INT CLA_OVERFLOW_INT#_CLA_OVERFLOW_INT CLA_UNDERFLOW_INT#_CLA_UNDERFLOW_INT5 operator = ___as__14PIE_VECT_TABLEFRC14PIE_VECT_TABLE >  ><  '    PRD_BITSLSW#_LSWMSW#_MSW5 operator = ___as__8PRD_BITSFRC8PRD_BITS >'    '    ( PRD_REG all#mT_all bit#' _bit5' operator =8 ___as__7PRD_REGFRC7PRD_REG2 > (  -  N 8 2  PRIORITYCTRL1_BITSCH1PRIORITY#_CH1PRIORITYrsvd1#_rsvd15 operator =___as__18PRIORITYCTRL1_BITSFRC18PRIORITYCTRL1_BITS >N    N  PRIORITYCTRL1_REG all#_all bit#N _bit5operator =___as__17PRIORITYCTRL1_REGFRC17PRIORITYCTRL1_REG>  PRIORITYSTAT_BITSACTIVESTS #_ACTIVESTSrsvd1 #_rsvd1ACTIVESTS_SHADOW #_ACTIVESTS_SHADOWrsvd2 #_rsvd25operator =___as__17PRIORITYSTAT_BITSFRC17PRIORITYSTAT_BITS>  ZPRIORITYSTAT_REG all#_all bit#_bit5Yoperator =j___as__16PRIORITYSTAT_REGFRC16PRIORITYSTAT_REGd>Z _ jd9PUMPREQUEST_BITSPUMP_OWNERSHIP#_PUMP_OWNERSHIPrsvd1#_rsvd1KEY#_KEY58operator =I___as__16PUMPREQUEST_BITSFRC16PUMPREQUEST_BITSC>9 > _ICPUMPREQUEST_REG all#mT_all bit#_bit5operator =___as__15PUMPREQUEST_REGFRC15PUMPREQUEST_REG>_  _ QCAPCTL_BITSUPPS #_UPPSCCPS #_CCPSrsvd1#_rsvd1CEN#_CEN5operator =___as__12QCAPCTL_BITSFRC12QCAPCTL_BITS>   VQCAPCTL_REG all#_all bit# _bit5Uoperator =f___as__11QCAPCTL_REGFRC11QCAPCTL_REG`>V [ |f`QCLR_BITSINT#_INTPCE#_PCEPHE #_PHEQDC #_QDCWTO #_WTOPCU #_PCUPCO #_PCOPCR#_PCRPCM#_PCMSEL#_SELIEL#_IELUTO#_UTOrsvd1#_rsvd15operator =___as__9QCLR_BITSFRC9QCLR_BITS>|  |cQCLR_REG all#_all bit#|_bit5boperator =s___as__8QCLR_REGFRC8QCLR_REGm>c h smQDECCTL_BITSrsvd1 #_rsvd1QSP #_QSPQIP #_QIPQBP#_QBPQAP#_QAPIGATE#_IGATESWAP#_SWAPXCR#_XCRSPSEL#_SPSELSOEN#_SOENQSRC#_QSRC5operator =___as__12QDECCTL_BITSFRC12QDECCTL_BITS>  lQDECCTL_REG all#_all bit#_bit5koperator =|___as__11QDECCTL_REGFRC11QDECCTL_REGv>l q |vQEINT_BITSrsvd1#_rsvd1PCE#_PCEQPE #_QPEQDC #_QDCWTO #_WTOPCU #_PCUPCO #_PCOPCR#_PCRPCM#_PCMSEL#_SELIEL#_IELUTO#_UTOrsvd2#_rsvd25operator =___as__10QEINT_BITSFRC10QEINT_BITS>  QEINT_REG all#_all bit#_bit5operator =___as__9QEINT_REGFRC9QEINT_REG>  QEPCTL_BITSWDE#_WDEUTE#_UTEQCLM #_QCLMQPEN #_QPENIEL #_IELSEL #_SELSWI#_SWIIEI#_IEISEI#_SEIPCRM#_PCRMFREE_SOFT#_FREE_SOFT5operator =___as__11QEPCTL_BITSFRC11QEPCTL_BITS>  QEPCTL_REG all#_all bit#_bit5operator =___as__10QEPCTL_REGFRC10QEPCTL_REG>  QEPSTS_BITSPCEF#_PCEFFIMF#_FIMFCDEF #_CDEFCOEF #_COEFQDLF #_QDLFQDF #_QDFFIDF #_FIDFUPEVNT#_UPEVNTrsvd1#_rsvd15operator =___as__11QEPSTS_BITSFRC11QEPSTS_BITS>  gQEPSTS_REG all#_all bit#_bit5foperator =w___as__10QEPSTS_REGFRC10QEPSTS_REGq>g l wqQFLG_BITSINT#_INTPCE#_PCEPHE #_PHEQDC #_QDCWTO #_WTOPCU #_PCUPCO #_PCOPCR#_PCRPCM#_PCMSEL#_SELIEL#_IELUTO#_UTOrsvd1#_rsvd15operator =___as__9QFLG_BITSFRC9QFLG_BITS>  tQFLG_REG all#_all bit#_bit5soperator =___as__8QFLG_REGFRC8QFLG_REG~>t y ~ QFRC_BITSrsvd1#_rsvd1PCE#_PCEPHE #_PHEQDC #_QDCWTO #_WTOPCU #_PCUPCO #_PCOPCR#_PCRPCM#_PCMSEL#_SELIEL#_IELUTO#_UTOrsvd2#_rsvd25 operator =!___as__9QFRC_BITSFRC9QFRC_BITS >   !! !QFRC_REG all#_all bit#_bit5!operator =!___as__8QFRC_REGFRC8QFRC_REG!>!! ! !!!!z"QPOSCTL_BITSPCSPW #_PCSPWPCE#_PCEPCPOL#_PCPOLPCLOAD#_PCLOADPCSHDW#_PCSHDW5y"operator ="___as__12QPOSCTL_BITSFRC12QPOSCTL_BITS">!z" " !"""#QPOSCTL_REG all#_all bit#!_bit5#operator =(#___as__11QPOSCTL_REGFRC11QPOSCTL_REG"#>"# # ">#(#"##RAMPDLYA_BITSDELAY #_DELAYrsvd1#_rsvd15#operator =#___as__13RAMPDLYA_BITSFRC13RAMPDLYA_BITS#>>## # >####i$RAMPDLYA_REG all#_all bit#>#_bit5h$operator =y$___as__12RAMPDLYA_REGFRC12RAMPDLYA_REGs$>#i$ n$ #$y$s$%RAMPDLYS_BITSDELAY #_DELAYrsvd1#_rsvd15%operator =)%___as__13RAMPDLYS_BITSFRC13RAMPDLYS_BITS#%>$% % $?%)%#%%RAMPDLYS_REG all#_all bit#$_bit5%operator =%___as__12RAMPDLYS_REGFRC12RAMPDLYS_REG%>?%% % ?%%%%'RAMSTAT_BITSSTATUS_RAM0#_STATUS_RAM0STATUS_RAM1 #_STATUS_RAM1STATUS_RAM2 #_STATUS_RAM2STATUS_RAM3#_STATUS_RAM3STATUS_RAM4#_STATUS_RAM4STATUS_RAM5#_STATUS_RAM5STATUS_RAM6#_STATUS_RAM6STATUS_RAM7#_STATUS_RAM7rsvd1 #_rsvd1STATUS_CLA1#_STATUS_CLA1rsvd2#_rsvd25'operator ='___as__12RAMSTAT_BITSFRC12RAMSTAT_BITS'>%' ' %'''I(RAMSTAT_REG all#mT_all bit#%_bit5H(operator =Y(___as__11RAMSTAT_REGFRC11RAMSTAT_REGS(>'I( N( 'o(Y(S(#)RCR1_BITSrsvd1 #_rsvd1RWDLEN1#_RWDLEN1RFRLEN1#_RFRLEN1rsvd2#_rsvd25")operator =3)___as__9RCR1_BITSFRC9RCR1_BITS-)>o(#) () o(I)3)-))RCR1_REG all#_all bit#o(_bit5)operator =)___as__8RCR1_REGFRC8RCR1_REG)>I)) ) I))))*RCR2_BITSRDATDLY#_RDATDLYRFIG #_RFIGRCOMPAND #_RCOMPANDRWDLEN2#_RWDLEN2RFRLEN2#_RFRLEN2RPHASE#_RPHASE5*operator =*___as__9RCR2_BITSFRC9RCR2_BITS*>)* * )***]+RCR2_REG all#_all bit#)_bit5\+operator =m+___as__8RCR2_REGFRC8RCR2_REGg+>*]+ b+ *+m+g+g,RCSR_BITSMINOR_REVISION#_MINOR_REVISIONMAJOR_REVISION#_MAJOR_REVISIONMODULE_ID#_MODULE_IDFR#_FRBE#_BE5f,operator =w,___as__9RCSR_BITSFRC9RCSR_BITSq,>+g, l, +,w,q,,RCSR_REG all#mT_all bit#+_bit5,operator = -___as__8RCSR_REGFRC8RCSR_REG->,, , , - --.RESC_BITSPOR#_PORXRSn#_XRSnWDRSn #_WDRSnNMIWDRSn #_NMIWDRSnrsvd1 #_rsvd1HWBISTn #_HWBISTnHIBRESETn #_HIBRESETnrsvd2#_rsvd2SCCRESETn#_SCCRESETnrsvd3#_rsvd3rsvd4#_rsvd4XRSn_pin_status#_XRSn_pin_statusTRSTn_pin_status#_TRSTn_pin_status5.operator =.___as__9RESC_BITSFRC9RESC_BITS.> -. . -/..u/RESC_REG all#mT_all bit# -_bit5t/operator =/___as__8RESC_REGFRC8RESC_REG/>/u/ z/ ////L0ROMPREFETCH_BITSPFENABLE#_PFENABLErsvd1#_rsvd1rsvd2#_rsvd25K0operator =\0___as__16ROMPREFETCH_BITSFRC16ROMPREFETCH_BITSV0>/L0 Q0 /r0\0V00ROMPREFETCH_REG all#mT_all bit#/_bit50operator =1___as__15ROMPREFETCH_REGFRC15ROMPREFETCH_REG1>r00 0 r01111ROM_PREFETCH_REGS ROMPREFETCH#r0_ROMPREFETCH51operator =1___as__17ROM_PREFETCH_REGSFRC17ROM_PREFETCH_REGS1>11 1>1<1 11112SCSR_BITSWDOVERRIDE#_WDOVERRIDEWDENINT#_WDENINTWDINTS #_WDINTSrsvd1 #_rsvd152operator =2___as__9SCSR_BITSFRC9SCSR_BITS2>12 2 1222#3SCSR_REG all#_all bit#1_bit5"3operator =33___as__8SCSR_REGFRC8SCSR_REG-3>2#3 (3 2I333-33SDCMPH1_BITSHLT#_HLTrsvd1#_rsvd153operator =3___as__12SDCMPH1_BITSFRC12SDCMPH1_BITS3>I33 3 I3333j4SDCMPH1_REG all#_all bit#I3_bit5i4operator =z4___as__11SDCMPH1_REGFRC11SDCMPH1_REGt4>3j4 o4 34z4t45SDCMPH2_BITSHLT#_HLTrsvd1#_rsvd155operator =#5___as__12SDCMPH2_BITSFRC12SDCMPH2_BITS5>45 5 495#555SDCMPH2_REG all#_all bit#4_bit55operator =5___as__11SDCMPH2_REGFRC11SDCMPH2_REG5>955 5 95555Z6SDCMPH3_BITSHLT#_HLTrsvd1#_rsvd15Y6operator =j6___as__12SDCMPH3_BITSFRC12SDCMPH3_BITSd6>5Z6 _6 56j6d66SDCMPH3_REG all#_all bit#5_bit56operator =7___as__11SDCMPH3_REGFRC11SDCMPH3_REG7>66 6 67777SDCMPH4_BITSHLT#_HLTrsvd1#_rsvd157operator =7___as__12SDCMPH4_BITSFRC12SDCMPH4_BITS7>77 7 7777?8SDCMPH4_REG all#_all bit#7_bit5>8operator =O8___as__11SDCMPH4_REGFRC11SDCMPH4_REGI8>7?8 D8 7e8O8I88SDCMPL1_BITSLLT#_LLTrsvd1#_rsvd158operator =8___as__12SDCMPL1_BITSFRC12SDCMPL1_BITS8>e88 8 e89889SDCMPL1_REG all#_all bit#e8_bit59operator =9___as__11SDCMPL1_REGFRC11SDCMPL1_REG9>99 9 9999/:SDCMPL2_BITSLLT#_LLTrsvd1#_rsvd15.:operator =?:___as__12SDCMPL2_BITSFRC12SDCMPL2_BITS9:>9/: 4: 9U:?:9::SDCMPL2_REG all#_all bit#9_bit5:operator =:___as__11SDCMPL2_REGFRC11SDCMPL2_REG:>U:: : U::::v;SDCMPL3_BITSLLT#_LLTrsvd1#_rsvd15u;operator =;___as__12SDCMPL3_BITSFRC12SDCMPL3_BITS;>:v; {; :;;;<SDCMPL3_REG all#_all bit#:_bit5<operator =$<___as__11SDCMPL3_REGFRC11SDCMPL3_REG<>;< < ;:<$<<<SDCMPL4_BITSLLT#_LLTrsvd1#_rsvd15<operator =<___as__12SDCMPL4_BITSFRC12SDCMPL4_BITS<>:<< < :<<<<[=SDCMPL4_REG all#_all bit#:<_bit5Z=operator =k=___as__11SDCMPL4_REGFRC11SDCMPL4_REGe=><[= `= <=k=e=c>SDCPARM1_BITSCOSR #_COSRIEH #_IEHIEL #_IELCS1_CS0#_CS1_CS0MFIE#_MFIErsvd1#_rsvd15b>operator =s>___as__13SDCPARM1_BITSFRC13SDCPARM1_BITSm>>=c> h> =>s>m>?SDCPARM1_REG all#_all bit#=_bit5?operator =?___as__12SDCPARM1_REGFRC12SDCPARM1_REG?>>? ? >*??? @SDCPARM2_BITSCOSR #_COSRIEH #_IEHIEL #_IELCS1_CS0#_CS1_CS0MFIE#_MFIErsvd1#_rsvd15 @operator =@___as__13SDCPARM2_BITSFRC13SDCPARM2_BITS@>*? @ @ *?2@@@@SDCPARM2_REG all#_all bit#*?_bit5@operator =@___as__12SDCPARM2_REGFRC12SDCPARM2_REG@>2@@ @ 2@@@@ASDCPARM3_BITSCOSR #_COSRIEH #_IEHIEL #_IELCS1_CS0#_CS1_CS0MFIE#_MFIErsvd1#_rsvd15Aoperator =A___as__13SDCPARM3_BITSFRC13SDCPARM3_BITSA>@A A @AAAVBSDCPARM3_REG all#_all bit#@_bit5UBoperator =fB___as__12SDCPARM3_REGFRC12SDCPARM3_REG`B>AVB [B A|BfB`B^CSDCPARM4_BITSCOSR #_COSRIEH #_IEHIEL #_IELCS1_CS0#_CS1_CS0MFIE#_MFIErsvd1#_rsvd15]Coperator =nC___as__13SDCPARM4_BITSFRC13SDCPARM4_BITShC>|B^C cC |BCnChCCSDCPARM4_REG all#_all bit#|B_bit5Coperator =D___as__12SDCPARM4_REGFRC12SDCPARM4_REG D>CC D C%DD DDSDCTLPARM1_BITSMOD#_MODrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd45Doperator = E___as__15SDCTLPARM1_BITSFRC15SDCTLPARM1_BITSE>%DD D %DE EEESDCTLPARM1_REG all#_all bit#%D_bit5Eoperator =E___as__14SDCTLPARM1_REGFRC14SDCTLPARM1_REGE>EE E EEEEFSDCTLPARM2_BITSMOD#_MODrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd45Foperator =F___as__15SDCTLPARM2_BITSFRC15SDCTLPARM2_BITSF>EF F EFFFAGSDCTLPARM2_REG all#_all bit#E_bit5@Goperator =QG___as__14SDCTLPARM2_REGFRC14SDCTLPARM2_REGKG>FAG FG FgGQGKG;HSDCTLPARM3_BITSMOD#_MODrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd45:Hoperator =KH___as__15SDCTLPARM3_BITSFRC15SDCTLPARM3_BITSEH>gG;H @H gGaHKHEHHSDCTLPARM3_REG all#_all bit#gG_bit5Hoperator =H___as__14SDCTLPARM3_REGFRC14SDCTLPARM3_REGH>aHH H aHIHHISDCTLPARM4_BITSMOD#_MODrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd3rsvd4 #_rsvd45Ioperator =I___as__15SDCTLPARM4_BITSFRC15SDCTLPARM4_BITSI>II I IJIIJSDCTLPARM4_REG all#_all bit#I_bit5Joperator =J___as__14SDCTLPARM4_REGFRC14SDCTLPARM4_REGJ>JJ J JJJJVKSDCTL_BITSrsvd1 #_rsvd1MIE#_MIErsvd2#_rsvd2rsvd3#_rsvd35UKoperator =fK___as__10SDCTL_BITSFRC10SDCTL_BITS`K>JVK [K J|KfK`KKSDCTL_REG all#_all bit#J_bit5Koperator =K___as__9SDCTL_REGFRC9SDCTL_REGK>|KK K |KLKKLSDDATA1_BITSDATA16#_DATA16DATA32HI#_DATA32HI5Loperator =L___as__12SDDATA1_BITSFRC12SDDATA1_BITSL>LL L LLLL?MSDDATA1_REG all#mT_all bit#L_bit5>Moperator =OM___as__11SDDATA1_REGFRC11SDDATA1_REGIM>L?M DM LeMOMIMMSDDATA2_BITSDATA16#_DATA16DATA32HI#_DATA32HI5Moperator =N___as__12SDDATA2_BITSFRC12SDDATA2_BITSM>eMM M eMNNMNSDDATA2_REG all#mT_all bit#eM_bit5Noperator =N___as__11SDDATA2_REGFRC11SDDATA2_REGN>NN N NNNNGOSDDATA3_BITSDATA16#_DATA16DATA32HI#_DATA32HI5FOoperator =WO___as__12SDDATA3_BITSFRC12SDDATA3_BITSQO>NGO LO NmOWOQOOSDDATA3_REG all#mT_all bit#N_bit5Ooperator =O___as__11SDDATA3_REGFRC11SDDATA3_REGO>mOO O mO POOPSDDATA4_BITSDATA16#_DATA16DATA32HI#_DATA32HI5Poperator =P___as__12SDDATA4_BITSFRC12SDDATA4_BITSP> PP P PPPP8QSDDATA4_REG all#mT_all bit# P_bit57Qoperator =HQ___as__11SDDATA4_REGFRC11SDDATA4_REGBQ>P8Q =Q P^QHQBQARSDDFPARM1_BITSDOSR#_DOSRFEN#_FENAE#_AESST#_SSTSDSYNCEN#_SDSYNCENrsvd1#_rsvd15@Roperator =QR___as__14SDDFPARM1_BITSFRC14SDDFPARM1_BITSKR>^QAR FR ^QgRQRKRRSDDFPARM1_REG all#_all bit#^Q_bit5Roperator =R___as__13SDDFPARM1_REGFRC13SDDFPARM1_REGR>gRR R gR SRRSSDDFPARM2_BITSDOSR#_DOSRFEN#_FENAE#_AESST#_SSTSDSYNCEN#_SDSYNCENrsvd1#_rsvd15Soperator =S___as__14SDDFPARM2_BITSFRC14SDDFPARM2_BITSS> SS S STSSTSDDFPARM2_REG all#_all bit# S_bit5Toperator =T___as__13SDDFPARM2_REGFRC13SDDFPARM2_REGT>TT T TTTTUSDDFPARM3_BITSDOSR#_DOSRFEN#_FENAE#_AESST#_SSTSDSYNCEN#_SDSYNCENrsvd1#_rsvd15Uoperator =U___as__14SDDFPARM3_BITSFRC14SDDFPARM3_BITSU>TU U TUUU?VSDDFPARM3_REG all#_all bit#T_bit5>Voperator =OV___as__13SDDFPARM3_REGFRC13SDDFPARM3_REGIV>U?V DV UeVOVIVHWSDDFPARM4_BITSDOSR#_DOSRFEN#_FENAE#_AESST#_SSTSDSYNCEN#_SDSYNCENrsvd1#_rsvd15GWoperator =XW___as__14SDDFPARM4_BITSFRC14SDDFPARM4_BITSRW>eVHW MW eVnWXWRWWSDDFPARM4_REG all#_all bit#eV_bit5Woperator =W___as__13SDDFPARM4_REGFRC13SDDFPARM4_REGW>nWW W nWXWWXSDDPARM1_BITSrsvd1 #_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4DR#_DRSH#_SH5Xoperator =Y___as__13SDDPARM1_BITSFRC13SDDPARM1_BITSX>XX X XYYXYSDDPARM1_REG all#_all bit#X_bit5Yoperator =Y___as__12SDDPARM1_REGFRC12SDDPARM1_REGY>YY Y YYYYZSDDPARM2_BITSrsvd1 #_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4DR#_DRSH#_SH5Zoperator =Z___as__13SDDPARM2_BITSFRC13SDDPARM2_BITSZ>YZ Z YZZZ6[SDDPARM2_REG all#_all bit#Y_bit55[operator =F[___as__12SDDPARM2_REGFRC12SDDPARM2_REG@[>Z6[ ;[ Z\[F[@[:\SDDPARM3_BITSrsvd1 #_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4DR#_DRSH#_SH59\operator =J\___as__13SDDPARM3_BITSFRC13SDDPARM3_BITSD\>\[:\ ?\ \[`\J\D\\SDDPARM3_REG all#_all bit#\[_bit5\operator =\___as__12SDDPARM3_REGFRC12SDDPARM3_REG\>`\\ \ `\]\\]SDDPARM4_BITSrsvd1 #_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4DR#_DRSH#_SH5]operator =]___as__13SDDPARM4_BITSFRC13SDDPARM4_BITS]>]] ] ]^]]^SDDPARM4_REG all#_all bit#]_bit5^operator =^___as__12SDDPARM4_REGFRC12SDDPARM4_REG^>^^ ^ ^^^^bSDFM_REGSH SDIFLG#g_SDIFLG SDIFLGCLR#e_SDIFLGCLR SDCTL#|K_SDCTL rsvd1#_rsvd1 SDMFILEN#xi_SDMFILEN rsvd2#_rsvd2 SDCTLPARM1#E_SDCTLPARM1 SDDFPARM1#gR_SDDFPARM1 SDDPARM1#Y_SDDPARM1 SDCMPH1#3_SDCMPH1 SDCMPL1#9_SDCMPL1 SDCPARM1#>_SDCPARM1 SDDATA1#L_SDDATA1 rsvd3#d_rsvd3 SDCTLPARM2# F_SDCTLPARM2 SDDFPARM2#!T_SDDFPARM2 SDDPARM2#"Z_SDDPARM2 SDCMPH2##95_SDCMPH2 SDCMPL2#$U:_SDCMPL2 SDCPARM2#%2@_SDCPARM2 SDDATA2#&N_SDDATA2 rsvd4#(d_rsvd4 SDCTLPARM3#0aH_SDCTLPARM3 SDDFPARM3#1U_SDDFPARM3 SDDPARM3#2`\_SDDPARM3 SDCMPH3#36_SDCMPH3 SDCMPL3#4;_SDCMPL3 SDCPARM3#5A_SDCPARM3 SDDATA3#6mO_SDDATA3 rsvd5#8d_rsvd5 SDCTLPARM4#@J_SDCTLPARM4 SDDFPARM4#AnW_SDDFPARM4 SDDPARM4#B^_SDDPARM4 SDCMPH4#C7_SDCMPH4 SDCMPL4#D<_SDCMPL4 SDCPARM4#EC_SDCPARM4 SDDATA4#FP_SDDATA45boperator =b___as__9SDFM_REGSFRC9SDFM_REGSb>^b b>^cd d ceddeSDIFLGCLR_REG all#mT_all bit#c_bit5eoperator =e___as__13SDIFLGCLR_REGFRC13SDIFLGCLR_REGe>ee e eeee{gSDIFLG_BITSIFH1#_IFH1IFL1#_IFL1IFH2 #_IFH2IFL2 #_IFL2IFH3 #_IFH3IFL3 #_IFL3IFH4 #_IFH4IFL4#_IFL4MF1#_MF1MF2#_MF2MF3#_MF3MF4#_MF4AF1#_AF1AF2#_AF2AF3#_AF3AF4#_AF4rsvd1#_rsvd1MIF#_MIF5zgoperator =g___as__11SDIFLG_BITSFRC11SDIFLG_BITSg>e{g g eggghSDIFLG_REG all#mT_all bit#e_bit5hoperator =&h___as__10SDIFLG_REGFRC10SDIFLG_REG h>gh h gxii i xijji;lSDRAM_CR_BITSPAGESIGE #_PAGESIGErsvd1 #_rsvd1IBANK #_IBANKrsvd2#_rsvd2BIT_11_9_LOCK#_BIT_11_9_LOCKCL#_CLrsvd3#_rsvd3rsvd4#_rsvd4NM#_NMrsvd5#_rsvd5rsvd6#_rsvd6rsvd7 #_rsvd7rsvd8 #_rsvd8rsvd9 #_rsvd9rsvd10#_rsvd10rsvd11#_rsvd11PDWR#_PDWRPD#_PDSR#_SR5:loperator =Kl___as__13SDRAM_CR_BITSFRC13SDRAM_CR_BITSEl>j;l @l jalKlEllSDRAM_CR_REG all#mT_all bit#j_bit5loperator =l___as__12SDRAM_CR_REGFRC12SDRAM_CR_REGl>all l almllmSDRAM_RCR_BITSREFRESH_RATE #_REFRESH_RATErsvd1#_rsvd1rsvd2 #_rsvd2rsvd3 #_rsvd35moperator =m___as__14SDRAM_RCR_BITSFRC14SDRAM_RCR_BITSm>mm m mmmmqnSDRAM_RCR_REG all#mT_all bit#m_bit5pnoperator =n___as__13SDRAM_RCR_REGFRC13SDRAM_RCR_REG{n>mqn vn mnn{noSDRAM_TR_BITSrsvd1 #_rsvd1T_RRD #_T_RRDrsvd2#_rsvd2T_RC#_T_RCT_RAS#_T_RAST_WR #_T_WRrsvd3 #_rsvd3T_RCD #_T_RCDrsvd4#_rsvd4T_RP#_T_RPT_RFC#_T_RFC5ooperator =p___as__13SDRAM_TR_BITSFRC13SDRAM_TR_BITSo>no o nppopSDRAM_TR_REG all#mT_all bit#n_bit5poperator =p___as__12SDRAM_TR_REGFRC12SDRAM_TR_REGp>pp p ppppfqSDR_EXT_TMNG_BITST_XS #_T_XSrsvd1 #_rsvd1rsvd2#_rsvd25eqoperator =vq___as__17SDR_EXT_TMNG_BITSFRC17SDR_EXT_TMNG_BITSpq>pfq kq pqvqpqrSDR_EXT_TMNG_REG all#mT_all bit#p_bit5roperator =#r___as__16SDR_EXT_TMNG_REGFRC16SDR_EXT_TMNG_REGr>qr r q9r#rrlsSECMSEL_BITSPF1SEL#_PF1SELPF2SEL #_PF2SELrsvd1 #_rsvd1rsvd2#_rsvd2rsvd3#_rsvd3rsvd4#_rsvd4rsvd5#_rsvd5rsvd6#_rsvd6rsvd7#_rsvd75ksoperator =|s___as__12SECMSEL_BITSFRC12SECMSEL_BITSvs>9rls qs 9rs|svs tSECMSEL_REG all#mT_all bit#9r_bit5 toperator =t___as__11SECMSEL_REGFRC11SECMSEL_REGt>s t t s0tttvSECTSTAT_BITSSTATUS_SECTA#_STATUS_SECTASTATUS_SECTB #_STATUS_SECTBSTATUS_SECTC #_STATUS_SECTCSTATUS_SECTD#_STATUS_SECTDSTATUS_SECTE#_STATUS_SECTESTATUS_SECTF#_STATUS_SECTFSTATUS_SECTG#_STATUS_SECTGSTATUS_SECTH#_STATUS_SECTHSTATUS_SECTI#_STATUS_SECTISTATUS_SECTJ #_STATUS_SECTJSTATUS_SECTK #_STATUS_SECTKSTATUS_SECTL#_STATUS_SECTLSTATUS_SECTM#_STATUS_SECTMSTATUS_SECTN#_STATUS_SECTNrsvd1#_rsvd1rsvd2#_rsvd25voperator =v___as__13SECTSTAT_BITSFRC13SECTSTAT_BITSv>0tv v 0tvvvowSECTSTAT_REG all#mT_all bit#0t_bit5nwoperator =w___as__12SECTSTAT_REGFRC12SECTSTAT_REGyw>vow tw vwwywxSPCR1_BITSRRST#_RRSTRRDY#_RRDYRFULL #_RFULLRSYNCERR #_RSYNCERRRINTM #_RINTMrsvd1 #_rsvd1DXENA#_DXENArsvd2#_rsvd2CLKSTP#_CLKSTPRJUST#_RJUSTDLB#_DLB5xoperator =x___as__10SPCR1_BITSFRC10SPCR1_BITSx>wx x wyxxySPCR1_REG all#_all bit#w_bit5yoperator =y___as__9SPCR1_REGFRC9SPCR1_REGy>yy y yyyyzSPCR2_BITSXRST#_XRSTXRDY#_XRDYXEMPTY #_XEMPTYXSYNCERR #_XSYNCERRXINTM #_XINTMGRST #_GRSTFRST#_FRSTSOFT#_SOFTFREE#_FREErsvd1#_rsvd15zoperator =z___as__10SPCR2_BITSFRC10SPCR2_BITSz>yz z y {zz}{SPCR2_REG all#_all bit#y_bit5|{operator ={___as__9SPCR2_REGFRC9SPCR2_REG{> {}{ { {{{{5|SPIBRR_BITSSPI_BIT_RATE #_SPI_BIT_RATErsvd1 #_rsvd154|operator =E|___as__11SPIBRR_BITSFRC11SPIBRR_BITS?|>{5| :| {[|E|?||SPIBRR_REG all#_all bit#{_bit5|operator =|___as__10SPIBRR_REGFRC10SPIBRR_REG|>[|| | [||||}SPICCR_BITSSPICHAR #_SPICHARSPILBK #_SPILBKHS_MODE #_HS_MODECLKPOLARITY #_CLKPOLARITYSPISWRESET#_SPISWRESETrsvd1#_rsvd15}operator = ~___as__11SPICCR_BITSFRC11SPICCR_BITS~>|} } | ~ ~~~SPICCR_REG all#_all bit#|_bit5~operator =~___as__10SPICCR_REGFRC10SPICCR_REG~> ~~ ~ ~~~~SPICTL_BITSSPIINTENA#_SPIINTENATALK#_TALKMASTER_SLAVE #_MASTER_SLAVECLK_PHASE #_CLK_PHASEOVERRUNINTENA #_OVERRUNINTENArsvd1 #_rsvd15operator =___as__11SPICTL_BITSFRC11SPICTL_BITS>~  ~fSPICTL_REG all#_all bit#~_bit5eoperator =v___as__10SPICTL_REGFRC10SPICTL_REGp>f k vpSPIFFCT_BITSTXDLY#_TXDLYrsvd1#_rsvd15operator =#___as__12SPIFFCT_BITSFRC12SPIFFCT_BITS>  9#SPIFFCT_REG all#_all bit#_bit5operator =___as__11SPIFFCT_REGFRC11SPIFFCT_REG>9  9ׁ SPIFFRX_BITSRXFFIL #_RXFFILRXFFIENA #_RXFFIENARXFFINTCLR #_RXFFINTCLRRXFFINT#_RXFFINTRXFFST#_RXFFSTRXFIFORESET#_RXFIFORESETRXFFOVFCLR#_RXFFOVFCLRRXFFOVF#_RXFFOVF5operator =0___as__12SPIFFRX_BITSFRC12SPIFFRX_BITS*>ׁ  % ׁF0*SPIFFRX_REG all#_all bit#ׁ_bit5operator =΃___as__11SPIFFRX_REGFRC11SPIFFRX_REGȃ>F à F΃ȃSPIFFTX_BITSTXFFIL #_TXFFILTXFFIENA #_TXFFIENATXFFINTCLR #_TXFFINTCLRTXFFINT#_TXFFINTTXFFST#_TXFFSTTXFIFO#_TXFIFOSPIFFENA#_SPIFFENASPIRST#_SPIRST5operator =-___as__12SPIFFTX_BITSFRC12SPIFFTX_BITS'> " C-'SPIFFTX_REG all#_all bit#_bit5operator =˅___as__11SPIFFTX_REGFRC11SPIFFTX_REGŅ>C  C˅Ņ߆SPIPRI_BITSTRIWIRE#_TRIWIRESTEINV#_STEINVrsvd1 #_rsvd1FREE #_FREESOFT #_SOFTrsvd2 #_rsvd2rsvd3 #_rsvd35ކoperator =___as__11SPIPRI_BITSFRC11SPIPRI_BITS>߆  zSPIPRI_REG all#_all bit#_bit5yoperator =___as__10SPIPRI_REGFRC10SPIPRI_REG>z  SPISTS_BITSrsvd1 #_rsvd1BUFFULL_FLAG #_BUFFULL_FLAGINT_FLAG #_INT_FLAGOVERRUN_FLAG#_OVERRUN_FLAGrsvd2#_rsvd25operator =___as__11SPISTS_BITSFRC11SPISTS_BITS>  )SPISTS_REG all#_all bit#_bit5(operator =9___as__10SPISTS_REGFRC10SPISTS_REG3>) . O93 SPI_REGS SPICCR# ~_SPICCR SPICTL#_SPICTL SPISTS#_SPISTS rsvd1#_rsvd1 SPIBRR#[|_SPIBRR rsvd2#_rsvd2 SPIRXEMU#_SPIRXEMU SPIRXBUF#_SPIRXBUF SPITXBUF#_SPITXBUF SPIDAT# _SPIDAT SPIFFTX# C_SPIFFTX SPIFFRX# F_SPIFFRX SPIFFCT# 9_SPIFFCT rsvd3# _rsvd3 SPIPRI#_SPIPRI5 operator =&___as__8SPI_REGSFRC8SPI_REGS>O  >O< O<&SRGR1_BITSCLKGDV#_CLKGDVFWID#_FWID5operator =͋___as__10SRGR1_BITSFRC10SRGR1_BITSNj>< ‹ <͋NjSSRGR1_REG all#_all bit#<_bit5Roperator =c___as__9SRGR1_REGFRC9SRGR1_REG]>S X yc]>SRGR2_BITSFPER #_FPERFSGM#_FSGMCLKSM#_CLKSMrsvd1#_rsvd1GSYNC#_GSYNC5=operator =N___as__10SRGR2_BITSFRC10SRGR2_BITSH>y> C ydNHԍSRGR2_REG all#_all bit#y_bit5Ӎoperator =___as__9SRGR2_REGFRC9SRGR2_REGލ>dԍ ٍ dލSYSCLKDIVSEL_BITSPLLSYSCLKDIV #_PLLSYSCLKDIVrsvd1 #_rsvd1rsvd2#_rsvd25operator =Ǝ___as__17SYSCLKDIVSEL_BITSFRC17SYSCLKDIVSEL_BITS>  ܎ƎcSYSCLKDIVSEL_REG all#mT_all bit#_bit5boperator =s___as__16SYSCLKDIVSEL_REGFRC16SYSCLKDIVSEL_REGm>܎c h ܎smOSYSPLLCTL1_BITSPLLEN#_PLLENPLLCLKEN#_PLLCLKENrsvd1#_rsvd1rsvd2#_rsvd25Noperator =____as__15SYSPLLCTL1_BITSFRC15SYSPLLCTL1_BITSY>O T u_YSYSPLLCTL1_REG all#mT_all bit#_bit5operator =___as__14SYSPLLCTL1_REGFRC14SYSPLLCTL1_REG>u  uSYSPLLMULT_BITSIMULT #_IMULTrsvd1#_rsvd1FMULT#_FMULTrsvd2#_rsvd2rsvd3#_rsvd35operator =___as__15SYSPLLMULT_BITSFRC15SYSPLLMULT_BITS>  SYSPLLMULT_REG all#mT_all bit#_bit5operator =___as__14SYSPLLMULT_REGFRC14SYSPLLMULT_REG>  ~SYSPLLSTS_BITSLOCKS#_LOCKSSLIPS#_SLIPSrsvd1#_rsvd1rsvd2#_rsvd25}operator =___as__14SYSPLLSTS_BITSFRC14SYSPLLSTS_BITS>~  "SYSPLLSTS_REG all#mT_all bit#_bit5!operator =2___as__13SYSPLLSTS_REGFRC13SYSPLLSTS_REG,>" ' H2,UTCR_BITSrsvd1 #_rsvd1TSS #_TSSTRB #_TRBrsvd2#_rsvd2SOFT#_SOFTFREE#_FREErsvd3#_rsvd3TIE#_TIETIF#_TIF5Toperator =e___as__8TCR_BITSFRC8TCR_BITS_>HU Z H{e_TCR_REG all#_all bit#H_bit5operator =___as__7TCR_REGFRC7TCR_REG>{  { |TIM_BITSLSW#_LSWMSW#_MSW5{operator =___as__8TIM_BITSFRC8TIM_BITS> |   TIM_REG all#mT_all bit# _bit5 operator =___as__7TIM_REGFRC7TIM_REG>   2TMR2CLKCTL_BITSTMR2CLKSRCSEL #_TMR2CLKSRCSELTMR2CLKPRESCALE #_TMR2CLKPRESCALErsvd1 #_rsvd1rsvd2#_rsvd25operator =&___as__15TMR2CLKCTL_BITSFRC15TMR2CLKCTL_BITS >2  2<& TMR2CLKCTL_REG all#mT_all bit#2_bit5operator =͘___as__14TMR2CLKCTL_REGFRC14TMR2CLKCTL_REGǘ>< ˜ <͘ǘ]TPRH_BITSTDDRH#_TDDRHPSCH#_PSCH5\operator =m___as__9TPRH_BITSFRC9TPRH_BITSg>] b mgTPRH_REG all#_all bit#_bit5operator =___as__8TPRH_REGFRC8TPRH_REG>  TPR_BITSTDDR#_TDDRPSC#_PSC5operator =___as__8TPR_BITSFRC8TPR_BITS>  TPR_REG all#_all bit#_bit5operator =)___as__7TPR_REGFRC7TPR_REG#>  ?)#=UCERRCLR_BITSCPURDERR#_CPURDERRDMARDERR#_DMARDERRCLA1RDERR #_CLA1RDERRrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35<operator =M___as__13UCERRCLR_BITSFRC13UCERRCLR_BITSG>?= B ?cMGޜUCERRCLR_REG all#mT_all bit#?_bit5ݜoperator =___as__12UCERRCLR_REGFRC12UCERRCLR_REG>cޜ  cUCERRFLG_BITSCPURDERR#_CPURDERRDMARDERR#_DMARDERRCLA1RDERR #_CLA1RDERRrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35operator =___as__13UCERRFLG_BITSFRC13UCERRFLG_BITS >  ( UCERRFLG_REG all#mT_all bit#_bit5operator =___as__12UCERRFLG_REGFRC12UCERRFLG_REG>(  (ɞǟUCERRSET_BITSCPURDERR#_CPURDERRDMARDERR#_DMARDERRCLA1RDERR #_CLA1RDERRrsvd1 #_rsvd1rsvd2 #_rsvd2rsvd3#_rsvd35Ɵoperator =ן___as__13UCERRSET_BITSFRC13UCERRSET_BITSџ>ɞǟ ̟ ɞןџhUCERRSET_REG all#mT_all bit#ɞ_bit5goperator =x___as__12UCERRSET_REGFRC12UCERRSET_REGr>h m xrWDCNTR_BITSWDCNTR#_WDCNTRrsvd1#_rsvd15operator =$___as__11WDCNTR_BITSFRC11WDCNTR_BITS>  :$WDCNTR_REG all#_all bit#_bit5operator =___as__10WDCNTR_REGFRC10WDCNTR_REG>:  :աWDCR_BITSWDPS #_WDPSWDCHK #_WDCHKWDDIS #_WDDISrsvd1#_rsvd1rsvd2#_rsvd25operator =___as__9WDCR_BITSFRC9WDCR_BITS>ա  ա*WDCR_REG all#_all bit#ա_bit5)operator =:___as__8WDCR_REGFRC8WDCR_REG4>* / P:4ѣWDKEY_BITSWDKEY#_WDKEYrsvd1#_rsvd15Уoperator =___as__10WDKEY_BITSFRC10WDKEY_BITSۣ>Pѣ ֣ PۣgWDKEY_REG all#_all bit#P_bit5foperator =w___as__9WDKEY_REGFRC9WDKEY_REGq>g l wq(WDWCR_BITSMIN#_MINFIRSTKEY#_FIRSTKEYrsvd1#_rsvd15'operator =8___as__10WDWCR_BITSFRC10WDWCR_BITS2>( - N82WDWCR_REG all#_all bit#_bit5operator =Υ___as__9WDWCR_REGFRC9WDWCR_REGȥ>N å NΥȥئWD_REGS+ rsvd1#_rsvd1 SCSR#"2_SCSR WDCNTR##:_WDCNTR rsvd2#$_rsvd2 WDKEY#%_WDKEY rsvd3#&_rsvd3 WDCR#)_WDCR WDWCR#*N_WDWCR5צoperator =___as__7WD_REGSFRC7WD_REGS>ئ ݦ>< X1CNT_BITSX1CNT #_X1CNTrsvd1#_rsvd1rsvd2#_rsvd25operator =___as__10X1CNT_BITSFRC10X1CNT_BITS>  ǧ7X1CNT_REG all#mT_all bit#_bit56operator =G___as__9X1CNT_REGFRC9X1CNT_REGA>ǧ7 < ǧ]GAXCLKOUTDIVSEL_BITSXCLKOUTDIV#_XCLKOUTDIVrsvd1#_rsvd1rsvd2#_rsvd25operator =(___as__18XCLKOUTDIVSEL_BITSFRC18XCLKOUTDIVSEL_BITS">]  ]>("ȩXCLKOUTDIVSEL_REG all#mT_all bit#]_bit5ǩoperator =ة___as__17XCLKOUTDIVSEL_REGFRC17XCLKOUTDIVSEL_REGҩ>>ȩ ͩ >ةҩXCR1_BITSrsvd1 #_rsvd1XWDLEN1#_XWDLEN1XFRLEN1#_XFRLEN1rsvd2#_rsvd25operator =___as__9XCR1_BITSFRC9XCR1_BITS>  Ȫ5XCR1_REG all#_all bit#_bit54operator =E___as__8XCR1_REGFRC8XCR1_REG?>Ȫ5 : Ȫ[E?IXCR2_BITSXDATDLY#_XDATDLYXFIG #_XFIGXCOMPAND #_XCOMPANDXWDLEN2#_XWDLEN2XFRLEN2#_XFRLEN2XPHASE#_XPHASE5Hoperator =Y___as__9XCR2_BITSFRC9XCR2_BITSS>[I N [oYSܬXCR2_REG all#_all bit#[_bit5۬operator =___as__8XCR2_REGFRC8XCR2_REG>oܬ  oXINT1CR_BITSENABLE#_ENABLErsvd1#_rsvd1POLARITY #_POLARITYrsvd2 #_rsvd25operator =ѭ___as__12XINT1CR_BITSFRC12XINT1CR_BITS˭> ƭ ѭ˭_XINT1CR_REG all#_all bit#_bit5^operator =o___as__11XINT1CR_REGFRC11XINT1CR_REGi>_ d oiDXINT2CR_BITSENABLE#_ENABLErsvd1#_rsvd1POLARITY #_POLARITYrsvd2 #_rsvd25Coperator =T___as__12XINT2CR_BITSFRC12XINT2CR_BITSN>D I jTNXINT2CR_REG all#_all bit#_bit5operator =___as__11XINT2CR_REGFRC11XINT2CR_REG>j  jǰXINT3CR_BITSENABLE#_ENABLErsvd1#_rsvd1POLARITY #_POLARITYrsvd2 #_rsvd25ưoperator =װ___as__12XINT3CR_BITSFRC12XINT3CR_BITSѰ>ǰ ̰ װѰeXINT3CR_REG all#_all bit#_bit5doperator =u___as__11XINT3CR_REGFRC11XINT3CR_REGo>e j uoJXINT4CR_BITSENABLE#_ENABLErsvd1#_rsvd1POLARITY #_POLARITYrsvd2 #_rsvd25Ioperator =Z___as__12XINT4CR_BITSFRC12XINT4CR_BITST>J O pZTXINT4CR_REG all#_all bit#_bit5operator =___as__11XINT4CR_REGFRC11XINT4CR_REG>p  pͳXINT5CR_BITSENABLE#_ENABLErsvd1#_rsvd1POLARITY #_POLARITYrsvd2 #_rsvd25̳operator =ݳ___as__12XINT5CR_BITSFRC12XINT5CR_BITS׳>ͳ ҳ ݳ׳kXINT5CR_REG all#_all bit#_bit5joperator ={___as__11XINT5CR_REGFRC11XINT5CR_REGu>k p {uɵXINT_REGS XINT1CR#_XINT1CR XINT2CR#j_XINT2CR XINT3CR#_XINT3CR XINT4CR#p_XINT4CR XINT5CR#_XINT5CR rsvd1#_rsvd1 XINT1CTR#_XINT1CTR XINT2CTR# _XINT2CTR XINT3CTR# _XINT3CTR5ȵoperator =___as__9XINT_REGSFRC9XINT_REGSӵ>ɵ ε><ٵ ӵĶZ1_BOOTCTRL_BITSKEY#_KEYBMODE#_BMODEBOOTPIN0#_BOOTPIN0BOOTPIN1#_BOOTPIN15öoperator =Զ___as__16Z1_BOOTCTRL_BITSFRC16Z1_BOOTCTRL_BITSζ>Ķ ɶ ԶζnZ1_BOOTCTRL_REG all#mT_all bit#_bit5moperator =~___as__15Z1_BOOTCTRL_REGFRC15Z1_BOOTCTRL_REGx>n s ~xZ1_CR_BITSrsvd1 #_rsvd1ALLZERO #_ALLZEROALLONE #_ALLONEUNSECURE #_UNSECUREARMED #_ARMEDrsvd2#_rsvd2rsvd3#_rsvd3FORCESEC#_FORCESEC5operator =Ǹ___as__10Z1_CR_BITSFRC10Z1_CR_BITS>  ݸǸMZ1_CR_REG all#_all bit#_bit5Loperator =]___as__9Z1_CR_REGFRC9Z1_CR_REGW>ݸM R ݸs]W?Z1_EXEONLYRAMR_BITSEXEONLY_RAM0#_EXEONLY_RAM0EXEONLY_RAM1#_EXEONLY_RAM1EXEONLY_RAM2 #_EXEONLY_RAM2EXEONLY_RAM3 #_EXEONLY_RAM3EXEONLY_RAM4 #_EXEONLY_RAM4EXEONLY_RAM5 #_EXEONLY_RAM5EXEONLY_RAM6 #_EXEONLY_RAM6EXEONLY_RAM7#_EXEONLY_RAM7rsvd1#_rsvd1rsvd2#_rsvd25>operator =O___as__19Z1_EXEONLYRAMR_BITSFRC19Z1_EXEONLYRAMR_BITSI>s? D seOIZ1_EXEONLYRAMR_REG all#mT_all bit#s_bit5operator =___as__18Z1_EXEONLYRAMR_REGFRC18Z1_EXEONLYRAMR_REG>e  eZ1_EXEONLYSECTR_BITSEXEONLY_SECTA#_EXEONLY_SECTAEXEONLY_SECTB#_EXEONLY_SECTBEXEONLY_SECTC #_EXEONLY_SECTCEXEONLY_SECTD #_EXEONLY_SECTDEXEONLY_SECTE #_EXEONLY_SECTEEXEONLY_SECTF #_EXEONLY_SECTFEXEONLY_SECTG #_EXEONLY_SECTGEXEONLY_SECTH#_EXEONLY_SECTHEXEONLY_SECTI#_EXEONLY_SECTIEXEONLY_SECTJ#_EXEONLY_SECTJEXEONLY_SECTK#_EXEONLY_SECTKEXEONLY_SECTL#_EXEONLY_SECTLEXEONLY_SECTM#_EXEONLY_SECTMEXEONLY_SECTN#_EXEONLY_SECTNrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd35operator =___as__20Z1_EXEONLYSECTR_BITSFRC20Z1_EXEONLYSECTR_BITS >  % Z1_EXEONLYSECTR_REG all#mT_all bit#_bit5operator =ſ___as__19Z1_EXEONLYSECTR_REGFRC19Z1_EXEONLYSECTR_REG>%  %ۿſZ1_GRABRAMR_BITSGRAB_RAM0#_GRAB_RAM0GRAB_RAM1 #_GRAB_RAM1GRAB_RAM2 #_GRAB_RAM2GRAB_RAM3#_GRAB_RAM3GRAB_RAM4#_GRAB_RAM4GRAB_RAM5#_GRAB_RAM5GRAB_RAM6#_GRAB_RAM6GRAB_RAM7#_GRAB_RAM7rsvd1 #_rsvd1GRAB_CLA1#_GRAB_CLA1rsvd2#_rsvd25operator =___as__16Z1_GRABRAMR_BITSFRC16Z1_GRABRAMR_BITS>ۿ  ۿ8Z1_GRABRAMR_REG all#mT_all bit#ۿ_bit57operator =H___as__15Z1_GRABRAMR_REGFRC15Z1_GRABRAMR_REGB>8 = ^HBZ1_GRABSECTR_BITSGRAB_SECTA#_GRAB_SECTAGRAB_SECTB #_GRAB_SECTBGRAB_SECTC #_GRAB_SECTCGRAB_SECTD#_GRAB_SECTDGRAB_SECTE#_GRAB_SECTEGRAB_SECTF#_GRAB_SECTFGRAB_SECTG#_GRAB_SECTGGRAB_SECTH#_GRAB_SECTHGRAB_SECTI#_GRAB_SECTIGRAB_SECTJ #_GRAB_SECTJGRAB_SECTK #_GRAB_SECTKGRAB_SECTL#_GRAB_SECTLGRAB_SECTM#_GRAB_SECTMGRAB_SECTN#_GRAB_SECTNrsvd1#_rsvd1rsvd2#_rsvd25operator =___as__17Z1_GRABSECTR_BITSFRC17Z1_GRABSECTR_BITS>^  ^}Z1_GRABSECTR_REG all#mT_all bit#^_bit5|operator =___as__16Z1_GRABSECTR_REGFRC16Z1_GRABSECTR_REG>}  KZ1_LINKPOINTER_BITSLINKPOINTER#mT_LINKPOINTERrsvd1#_rsvd15Joperator =[___as__19Z1_LINKPOINTER_BITSFRC19Z1_LINKPOINTER_BITSU>K P q[UZ1_LINKPOINTER_REG all#mT_all bit#_bit5operator =___as__18Z1_LINKPOINTER_REGFRC18Z1_LINKPOINTER_REG>q  q$Z1_OTPSECLOCK_BITSrsvd1 #_rsvd1PSWDLOCK#_PSWDLOCKCRCLOCK#_CRCLOCKrsvd2#_rsvd2rsvd3#_rsvd35operator =___as__18Z1_OTPSECLOCK_BITSFRC18Z1_OTPSECLOCK_BITS>$  $5Z1_OTPSECLOCK_REG all#mT_all bit#$_bit5operator =___as__17Z1_OTPSECLOCK_REGFRC17Z1_OTPSECLOCK_REG>5  5Z2_BOOTCTRL_BITSKEY#_KEYBMODE#_BMODEBOOTPIN0#_BOOTPIN0BOOTPIN1#_BOOTPIN15operator =___as__16Z2_BOOTCTRL_BITSFRC16Z2_BOOTCTRL_BITS>  ZZ2_BOOTCTRL_REG all#mT_all bit#_bit5Yoperator =j___as__15Z2_BOOTCTRL_REGFRC15Z2_BOOTCTRL_REGd>Z _ jdZ2_CR_BITSrsvd1 #_rsvd1ALLZERO #_ALLZEROALLONE #_ALLONEUNSECURE #_UNSECUREARMED #_ARMEDrsvd2#_rsvd2rsvd3#_rsvd3FORCESEC#_FORCESEC5operator =___as__10Z2_CR_BITSFRC10Z2_CR_BITS>  9Z2_CR_REG all#_all bit#_bit58operator =I___as__9Z2_CR_REGFRC9Z2_CR_REGC>9 > _IC+Z2_EXEONLYRAMR_BITSEXEONLY_RAM0#_EXEONLY_RAM0EXEONLY_RAM1#_EXEONLY_RAM1EXEONLY_RAM2 #_EXEONLY_RAM2EXEONLY_RAM3 #_EXEONLY_RAM3EXEONLY_RAM4 #_EXEONLY_RAM4EXEONLY_RAM5 #_EXEONLY_RAM5EXEONLY_RAM6 #_EXEONLY_RAM6EXEONLY_RAM7#_EXEONLY_RAM7rsvd1#_rsvd1rsvd2#_rsvd25*operator =;___as__19Z2_EXEONLYRAMR_BITSFRC19Z2_EXEONLYRAMR_BITS5>_+ 0 _Q;5Z2_EXEONLYRAMR_REG all#mT_all bit#__bit5operator =___as__18Z2_EXEONLYRAMR_REGFRC18Z2_EXEONLYRAMR_REG>Q  QZ2_EXEONLYSECTR_BITSEXEONLY_SECTA#_EXEONLY_SECTAEXEONLY_SECTB#_EXEONLY_SECTBEXEONLY_SECTC #_EXEONLY_SECTCEXEONLY_SECTD #_EXEONLY_SECTDEXEONLY_SECTE #_EXEONLY_SECTEEXEONLY_SECTF #_EXEONLY_SECTFEXEONLY_SECTG #_EXEONLY_SECTGEXEONLY_SECTH#_EXEONLY_SECTHEXEONLY_SECTI#_EXEONLY_SECTIEXEONLY_SECTJ#_EXEONLY_SECTJEXEONLY_SECTK#_EXEONLY_SECTKEXEONLY_SECTL#_EXEONLY_SECTLEXEONLY_SECTM#_EXEONLY_SECTMEXEONLY_SECTN#_EXEONLY_SECTNrsvd1#_rsvd1rsvd2#_rsvd2rsvd3#_rsvd35operator =___as__20Z2_EXEONLYSECTR_BITSFRC20Z2_EXEONLYSECTR_BITS>  Z2_EXEONLYSECTR_REG all#mT_all bit#_bit5operator =___as__19Z2_EXEONLYSECTR_REGFRC19Z2_EXEONLYSECTR_REG>  zZ2_GRABRAMR_BITSGRAB_RAM0#_GRAB_RAM0GRAB_RAM1 #_GRAB_RAM1GRAB_RAM2 #_GRAB_RAM2GRAB_RAM3#_GRAB_RAM3GRAB_RAM4#_GRAB_RAM4GRAB_RAM5#_GRAB_RAM5GRAB_RAM6#_GRAB_RAM6GRAB_RAM7#_GRAB_RAM7rsvd1 #_rsvd1GRAB_CLA1#_GRAB_CLA1rsvd2#_rsvd25yoperator =___as__16Z2_GRABRAMR_BITSFRC16Z2_GRABRAMR_BITS>z  $Z2_GRABRAMR_REG all#mT_all bit#_bit5#operator =4___as__15Z2_GRABRAMR_REGFRC15Z2_GRABRAMR_REG.>$ ) J4.Z2_GRABSECTR_BITSGRAB_SECTA#_GRAB_SECTAGRAB_SECTB #_GRAB_SECTBGRAB_SECTC #_GRAB_SECTCGRAB_SECTD#_GRAB_SECTDGRAB_SECTE#_GRAB_SECTEGRAB_SECTF#_GRAB_SECTFGRAB_SECTG#_GRAB_SECTGGRAB_SECTH#_GRAB_SECTHGRAB_SECTI#_GRAB_SECTIGRAB_SECTJ #_GRAB_SECTJGRAB_SECTK #_GRAB_SECTKGRAB_SECTL#_GRAB_SECTLGRAB_SECTM#_GRAB_SECTMGRAB_SECTN#_GRAB_SECTNrsvd1#_rsvd1rsvd2#_rsvd25operator =___as__17Z2_GRABSECTR_BITSFRC17Z2_GRABSECTR_BITS>J  JiZ2_GRABSECTR_REG all#mT_all bit#J_bit5hoperator =y___as__16Z2_GRABSECTR_REGFRC16Z2_GRABSECTR_REGs>i n ys7Z2_LINKPOINTER_BITSLINKPOINTER#mT_LINKPOINTERrsvd1#_rsvd156operator =G___as__19Z2_LINKPOINTER_BITSFRC19Z2_LINKPOINTER_BITSA>7 < ]GAZ2_LINKPOINTER_REG all#mT_all bit#_bit5operator =___as__18Z2_LINKPOINTER_REGFRC18Z2_LINKPOINTER_REG>]  ]Z2_OTPSECLOCK_BITSrsvd1 #_rsvd1PSWDLOCK#_PSWDLOCKCRCLOCK#_CRCLOCKrsvd2#_rsvd2rsvd3#_rsvd35operator = ___as__18Z2_OTPSECLOCK_BITSFRC18Z2_OTPSECLOCK_BITS>  ! Z2_OTPSECLOCK_REG all#mT_all bit#_bit5operator =___as__17Z2_OTPSECLOCK_REGFRC17Z2_OTPSECLOCK_REG>!  !,_MSTF_BITSLVF#_LVFLUF#_LUFNF #_NFZF #_ZFrsvd1 #_rsvd1TF #_TFrsvd2#_rsvd2RNDF32#_RNDF32rsvd3#_rsvd3MEALLOW#_MEALLOW_RPC#mT__RPCrsvd4#_rsvd45+operator =<___as__10_MSTF_BITSFRC10_MSTF_BITS6>, 1 R<6_MSTF_REG all#mT_all bit#_bit5operator =___as__9_MSTF_REGFRC9_MSTF_REG>R  RPINT  +9G0/UcsTS "!mT!/home/ubnuser/ti/repos/c2000ware/libraries/math/temp/source/fpu32/exp_f32.asmK/home/ubnuser/ti/repos/c2000ware/libraries/math/temp/ccs/fpu32/ISA_C28FPU32TI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated1_exp;;_expA;!/home/ubnuser/ti/repos/c2000ware/libraries/math/temp/source/fpu32/log_f32.asmL/home/ubnuser/ti/repos/c2000ware/libraries/math/temp/ccs/fpu32/ISA_C28FPU32TI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated1_log<<_logA<v s_tanf.c4M/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated>?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIVjboot28.asm`M/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated0_c_int00;Q<_c_int00TI Library@__system_pre_init<@_copy_in5<@__system_post_cinit8<BF<@__args_mainM<@_exitO< fs_div28.asmM/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated0FS$$DIV91:FS$$DIVTI LibraryA:Ell_cmp28.asmN/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated0LL$$CMP$=6=LL$$CMPTI LibraryA/=A5=0QULL$$CMP6=B=ULL$$CMPTI LibraryAA=8u_div28.asmN/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated0]U$$DIV}==U$$DIVTI LibraryA=0U$$MOD==U$$MODTI LibraryA= cpy_tbl.c@O/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated__uint16_tuint16_th__uint32_tuint32_tAcopy_record src_pgid#y_src_pgid dst_pgid#y_dst_pgid load_addr#_load_addr run_addr#_run_addr size#_sizeCOPY_RECORDaAcopy_table rec_size#y_rec_size num_recs#y_num_recs recs#S_recsCOPY_TABLEa >?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV-copy_in=$=_copy_incpy_tbl.c1cpy_tbl.cRTI Libraryp\tp_tp:xcrpA_crp:Ztp_tp:Vi_i@_memcpy=@_memcpy=A#=G memcpy.cO/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated>bsize_t> 5?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV(`memcpyB=_=b_memcpymemcpy.c'memcpy.cFTI Library~\tob_to^fromgT_fromPn_n:Rto_to:Pn _n:brto_rto:^rfrom_rfromA^= pre_init.cO/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV(4_system_pre_init==__system_pre_initpre_init.c8pre_init.c;TI Library~A= startup.c0P/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV-_system_post_cinitI4J4__system_post_cinitstartup.c?startup.cATI Library~AI4_ exit.cjP/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated&__TI_pprof_out_hndl___TI_pprof_out_hndl9R__TI_enable_exit_profile_output___TI_enable_exit_profile_output;_lock__lock9T__TI_cleanup_ptr___TI_cleanup_ptr9V__TI_dtors_ptr___TI_dtors_ptr PTRFUNC >?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV-3exit<=_exitexit.c2exit.cQTI Library|Pstatus_status:Vstatus_status@___TI_pprof_out_hndl<C<C<C<@_abort<A<!abort<<_abortexit.cVexit.c`TI Library~ _lock.cP/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated9\_lock__lock9^_unlock__unlock>w?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV-W_nop==__nop_lock.c'_lock.c*TI Library~A=-_register_lock==__register_lock_lock.c1_lock.c4TI Library~\lock_lock:\lock|_lockA=-S_register_unlock==__register_unlock_lock.c6_lock.c9TI Library~\unlock_unlock:\unlock|_unlockA= args_main.c-Q/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated7Qmain_main;__c_args_____c_args__ argc#_argc argv#_argvARGSo ?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV(_args_main_=q=__args_mainargs_main.cqargs_main.cTI Library~:Pargc_argc:\argv_argv@_mainn=Ap=l memset.c|Q/tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/srcTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated?PAL?QAH?RPL?SPH?dSP?eXT?fT?gST0?hST1?iPC?jRPC?lFP?mDP?nSXM?oPM? OVM?!PAGE0?"AMODE?NEALLOW?#INTM?$IFR?%IER?&V?LPSEUDOH?MVOL?TAR0?UXAR0?VAR1?WXAR1?XAR2?YXAR2?ZAR3?[XAR3?\AR4?]XAR4?^AR5?_XAR5?`AR6?aXAR6?bAR7?cXAR7?+R0H?/R1H?3R2H?7R3H?;R4H??R5H?CR6H?GR7H?JRB?(STF?kFPUHAZ?OSTF_HWDIV __TI_internalD:\Project.Git\ArcCtrl-23-Firmware\ArcCTRL-23-NEXTSQ-CPU2\DebugTI TMS320C2000 Linker PC v22.6.0 Copyright (c) 1996-2018 Texas Instruments Incorporated$    ;?CG~@|J@z@x@v @t @r @p@n@l@j@h@f@bGf@h@j@l@n@p@r@t@v@x@z@|@~@ ~@$?~@|@z@|@~@~@v~@|@~@|&~@ @ @n~@|@~@n~@|@~@~'~@~@|@~@$Gu~@|@z@|@~@o~@|@~@+p~@|J@z@x@v @t @r @p@n@l@j@h@f@d@f@h@j@l@n@p@r@t@v@x@z@|@~@~@~@@ˆF~@@>~@|J@z@x@v @t @r @p@n@l@j@h@f@h@j@l@n@p@r@t@v@x@z@|@~@F~@G ~@R~@]~@`~@e~@h~@k~@l~@m~@(@~@|@~@4(~@|@z@x@t@x@z@|@~@{)0~@|@~@)0~@z@~@)~@$)Q~@|@z@|@~@4J*p~@|@z@x@v@x@z@|@~@*U~@|@~@+9~@|@~@H+6~@4~+,~@|@z@x@v@x@z@|@~@+~@|@~@+~@+~@|@~@+~@,~@ @ @@ ,~@|@z@xC@vG@rBv@xG@zC@|@~@@-R~@|@z@xC@vG@tAv@xG@zC@|@~@/s~@|@~@$z/U~@|@zB|@~@@0^~@|@z@x@v@t @v@x@z@|@~@$-1/~@|@z@|@~@<\1E~@|@z@xC@vG@xG@zC@|@~@@1~@|@z@xC@vG@tAv@xG@zC@|@~@~2V~@|@~@2~@2~@2~@2~@2~@2~@3 ~@ @ @23~@P3~A4-~@|@~@I4~@J4~@L4~@i4A~@4~@46~@@4t~@ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @V5J~@5~@5"~@ @ @5~@5#~@|@~@5(~@6 ~@ @ @56 ~@U6~@o6~@6~@6~@x@~@+7&~@Q7~@R7S~@7~@ 72~@|@z@|@~@ 7(~@|@z@|@~@ 8(~@|@z@|@~@78~@?8~@|@~@^8X~@|@~@88R~@|@z@x@v@x@z@|@~@9~A1:~@2:>~@p:C~@:~~@1;G~@z@~@x;~@4Q<,~@|@z@x@v@x@z@|@~@}<"~@<~@<'~@|@~@4=$~@|@z@x@p@x@z@|@~@B=~@_=~@q= ~@=~@=~@=~@=~@c D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/CRC/CRC16.cpp93+11Qmiiiiiiul D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalCtrl/HarRes.cppul D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalCtrl/PiCtrl.cpptk D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalFilter/Lpf.cppvm D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/DigitalFilter/Notch.cppa D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Ntc/Ntc.cpp^8 ~# 3 DZ. {D5[=. {-:1.8' > |Z )zD z# )z zDqh D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/PLL/SoapPll3ph.cpp D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/PLL/SogiFll1ph.cppC:/ti/ccs1120/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/math.hqh D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/PLL/SogiPll3ph.cpp%q- D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/TimeSharing/TimeSharing.cpp/ ; ;:h ;:h ;:h ;:h ;:h ;:h ;:h ;:hz/ ;kh~}:jj~:hh}ggk}gh=}gj~g<}gj;}gh<}ghihhhhhhhh~::Az:;hhhhj~:<:;:;:;:;:;:;:;Z  05h h;;;tt rwCxg;;;;;t;;hiC{gs:ws:A;;<;> cA D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Ramp.cpp7 OА7%P~~ #  }N# #} ~N7=P~~ # #} ~N81P~~ #  ~NP ~78HO?8SOOS}|RPlc D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CodeLibrary/Util/Util.cpp D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/AdcLib.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/adc.h[ D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanCHAdeMO.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\interrupt.h+  uU !%) ~1(w11 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CanLib.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.hG   ~o @{>p|BB|o?Qp>qvDzop|>    yo EnX~>~o@~o r}>?o?zA}>1;#@ |o|} o}>x;= p{{j" D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/CpuInfo.cppq=*s3 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/DigitalIO.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/gpio.hri D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Eeprom.cppul D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/EepromLib.cppsj D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/EpwmLib.cppu D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/F28377D_TempSensor.cpp1:# 2:> $p:7 )|2 D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/Modbus.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.h   Gx?yMs?qkq|C   r~?A?tq *cqhs~q   s ~ s;{$|q| 4 W  ~?Aq-x  A~q  tq@?@?}C|?@  A~q  uq@?@?|D{?@~ s rr$q#vr t}??C~?AB@/kqe@sr s@{q @rrss?@@Jiq~?@l D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/ModbusMap.cppF G > i D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/NtcLib.cppQ<& F}< .*zE"*})*z)2*{)***- D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/RmsAvgCal.cppC:/ti/ccs1120/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/math.h ,  *~rh1[     t| -x o}}}}}}}~ ~ ~ ~ ~ ~ ~ ~ ~ v v xo D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SensingScale.cpp D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SpiEepromLib.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/gpio.hD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/spi.h < D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/SystemVar.cppC:/ti/ccs1120/ccs/tools/compiler/ti-cgt-c2000_22.6.0.LTS/include/math.h11 rjM_dJ`lJ`rjMQrJLJRr\1 {}}}~z~|}z~ 1  Et|wtYJITN^OY Tz~2 ~}y  D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/CommonLibrary/source/TimerLib.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cputimer.h0 j} D:/Project.Git/ArcCtrl-23-Firmware/Common_Resource/EasyDSP_Resource/easy28x_driverlib_v10.8.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\interrupt.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sysctl.h  }]B0 K E } wzrtt)`t=~00N=~0!X0!v=~M )T=~0 N=~0 N=~J~8Q / ~=~0 ~=~ph  { \ ~=~0 ~=~px{ k=~0 =~-u   }q`)=~00N=~0%0~%=~)~)~Q=~0 )zT=~0 )zT=~0 )zT=~0 )zT=~0 )zT=~0 )zT=~0 N=~0 N=~)~)~=~0 )zT=~0 )zT=~0 N=~0 N=~N)N=~0 N=~0 N=~0 u|s })  )  )  ) t | | |6o~~~~||{q|e|+7 Q7 R7M yw~{~|  ../Main_Resource/source/Cpu2DmaSet.cppD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sysctl.hD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dma.h/< ../Main_Resource/source/Cpu2Main.cppD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/ipc.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\interrupt.hD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/gpio.h ~KII:S} |~yxwz zx[@< ../Main_Resource/source/RoutineT100ms.cppRU?y ../Main_Resource/source/RoutineT10ms.cppkT>y ../Main_Resource/source/RoutineT1ms.cpplT>y ../Main_Resource/source/RoutineT2ms.cppmi@< ../Main_Resource/source/RoutineT500ms.cpp]`#Y@y ../Main_Resource/source/RoutineT500us.cppeX?y ../Main_Resource/source/RoutineTsamp.cpphcQ D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_CodeStartBranch.asm]= ____pZy D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_DBGIER.asm=Bt[Q D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_usDelay.asmY _=< D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/device.cD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/gpio.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sysctl.h2 2 2 2  2 JJJ}2 JJ}I}3  BJJJ} 23  J|IP3  N4 INqI   >kb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/adc.c' D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/can.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\can.h(  [[ 4[ 4 [[ 4[ 4(  !n 6D *6 o4o[)  ] d = y4 '    ] 4545{9{) g4:{4Br4ay[x4;) Jj4r44j4J |4 85 7|45 7) j  z[ :jq4C)   z[ :Ѯ9 e :b| {4 96y[ J*   z[p4 J~ {   `{  9~ * p D :~[4~[ z[ dw4 +   z[ :~ {4 96y[ H+ k  x[ <Q|]~4] {4 9]y4 [~+    5 t4\+0 [|4[ ^|`+  e{9+  c x{[9n4Fn[+  e{9,   hkb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cla.c D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/clb.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\clb.hmd D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cmpss.cpg D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/cputimer.ckb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dac.c D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dcsm.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\dcsm.hkb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/dma.clc D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/ecap.c D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/epwm.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sysctl.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\epwm.hlc D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/eqep.cLg D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/flash.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\flash.h ty3 ty~3ˆGy~3D~ D D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/gpio.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\xbar.hkb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/i2c.cXM D:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\interrupt.hD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/interrupt.cJ4 dL4  ~ \ wai4  ~Z\~ZjZ4 c4 W   f zZzZ`!v4C D=}}}}}}}}}}}}}}}V5 }Z   P5  D:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\interrupt.hD:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/ipc.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\ipc.h D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/mcbsp.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\mcbsp.hne D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/memcfg.c D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sci.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sci.h5 Cz((zCy yCt^k^y yt^5 251 (|((H|C cy5 uNz6 ^{(({C^ zCt^j^^ yt^56 3vC O* E* |* `* `* E* E* EU6 L EE EE EE E{ Eo6 L EE EE EE E{ E6 L DxC E{ E D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sdfm.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sdfm.h D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/spi.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\spi.h  D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/sysctl.cD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\cputimer.hD:\Project.Git\ArcCtrl-23-Firmware\TI_Lib\driverlib\f2837xd\driverlib\sysctl.hkb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/upp.ckb D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/usb.cof D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/version.clc D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/driverlib/f2837xd/driverlib/xbar.cdQ /home/ubnuser/ti/repos/c2000ware/libraries/math/temp/source/fpu32/exp_f32.asm; _b__``___________dQ /home/ubnuser/ti/repos/c2000ware/libraries/math/temp/source/fpu32/log_f32.asm< bѰ____( s_tanf.cz!Q boot28.asm; c__a_`c_gc_q_`______`____`___`____c_ea____a____n#Q fs_div28.asm9 ____da_______j_______e__p___`_____`_``___`__`__k`_a________g____k_____g_______ff____`__#Q ll_cmp28.asm$= _`__cac6= ___`cN"Q u_div28.asm}=G_c= _cbL  cpy_tbl.c=1  oH 9"tl3^ memcpy.cB=' u%H"U=>=?|=E:!y pre_init.c=E6 y startup.cI4La exit.c< '<2 Y[\1m13ZQ _lock.c=C=>=4K" args_main.c_= q,wJ/ /tmp/scratch/build_jenkins/workspace/BuildAndValidate_Worker/build/ank/product/linux/lib-internal/src/string.hFaowQZRao oOmoOmR`v ovBBBA+BʪBVBRao oOmoOmTDUNPB~A}ROmAaRaov/@RaD@ l(;V(:;V˨oD@:HV ˨ʩD@ʪDʪDD˫XaAaR`B\DAPHV DʪDʪ˧AĠ!:CQ?GF'E/-XAPƖ ܩ:/:':?Z:ʪ!JeVHV\RfotRށioA~BC?]\:Hv{)DZũOm ˫ʄQHZQǪOmC[-QOmǪOm  a؄Z<ޢfaoԩ˫ʄQLBBƩ/Om YX9a)@X`+o@V'-"Vߣ<ܩ-߀"V<ܡ@l)V-"V<aoԩB˫ʂQFZOm +'wwO w@wwwR a\܇Ɩ`aoԩ˫ʄQFZǩOm Z a߄X<ޠfaoԩ˫ʄQDZ 3 Ʃ Om,OVl+' aƧXݠfQOmLĥNBHvH+Ra%N m+("VoV£é@V@Б?%R`@va@DOm!Q1!`ܠQDOm!QDĩ) aOmQOmvvvv w@vpo F@w wo")Pwwwwwwww$t vvp@vBvp@vDvpv.yv<vpB*&vow@wvvo@w v@vo v&@vov"@vov*@vov$vo@wv(vo"@w"v,vo&@w&v4vo*@w*v8vo.@w.v<vo2@w2v<vo:@w:vvo>@w>vvp@wvvo6@w6v vp @w vvp *<BDvpv&vo6wwwwwwwBwww  wwwwvp w"vowwwwwww"wwwwwww &wwwwwww$*wwwwwww(.wwwwwww,2wwwwwww0:wwwwwww8>wwwwwww<vpwwwwwwvo "&*.2:>vpvo6vp   2 *" w6w-w$wvowvp@&voB4vp Д cпVД cпV&Д& c($пV&0Д0 c2.пV0:Д: c<8пV:DДD cFBпVDNДN cPLпVNXДX cZVпVX t *{zxyP 4H>`hfRt@ww twtw tw"*tw,4tw6>tw@HtwJRtwwTМ+Zє+(Д+2Д+<Д+FД+PД+ М+w;ЩМwwЩ Мww&$Щ*Мww0.Щ4Мww:8Щ>МwwDBЩHМwwNLЩRМwVXЩ@Hvz/v vvvv *4>twwvt[t wvt,",6v v  & :$vH2. 2 '~ 23M" 04$vt 'D .#H2" ~'*W, . O40Hv7v̯%# $vG n` 5B @  4{ oA#:<#y@xP 2>- /. H $&h ض(p@" h}$h x*@3, S.XE0 4 6 8 ovvHv?8vH.v~v,HS~bH~d oJoJ~wwqwx q,y02bo4bo6%vive ve o"v(( || }L}v"v?(( |L|(C(|| }L}v)GRaR`"v(( || }L}vHv2"v<|<|||||||||<}<}|}|}vHv3"v"Ę̙Ę̙Ę̙Ę̙ Ę̙Q&Ę̙Ę̙Ę̙Ę̙Ę̙ Ę̙@Ę̙Ę̙(Ę̙Ę̙Ę̙Ę̙Ę̙ Ę̙*Ę̙Ę̙Ę̙.Ę̙Ę̙0Ę̙Ę̙Ę̙Ę̙2Ę̙Ę̙Ę̙4Ę̙Ę̙6Ę̙Ę̙8Ę̙Ę̙<Ę̙Ę̙Ę̙Ę̙>Ę̙Ę̙Ę̙Ę̙Ę̙ Ę̙@Ę̙Ę̙BQQQv"v)phP)pvH`((n HvB=((KHvB=EB@vˆHvP3ve %vo"vm( 5 ]ǨŨwwwvJ4H4Ǩ$ & vv0;&v/v P %voZv0; Sg ShSV-f ʩ#o)G(qV\-f-Ęg ˨#Rav0)RbRXaRbR`a) 6aR`aR[aRVaRMa RHa@RCab-a 1a )a !a a  a @a/v/v/v/v/v/v/v/v/v/v/v/v/v/v/v/vZv0;] Sg S9hS7f-f _Ϩ#wwwwwiHv4$o)G(qV\-f^wwwwwi-g'Hv4 Rav0) %voũ ХN mRaGl ЇRa ДRa ЇFJH)2 ݩVZGԖܖ#FD P@wwtwwwwwwww)GԖܖ ЦN mRaFlR a ДaGmoGlPFmElP ДGlP ДGlPDl PCl@PBlPD@l@AlBlCl  Dl  D@lAlBlCl Dl D@ mAmEmFmGl Cl @Dl @vc(((8BVVD rVFHv5r#Prrrrrrrr`rr B rrHvU6B rHvo6rPr(rPrrrr Prrߩrr rrߩrr r ) )vciV~O@va~O@va~O@va~@va Ę̙Emww~i@va"v0Ę̙,P( rrrrrr<r#Prvrr r r r@ r rOl r@ r rߩ rrFlr rԃ ЯtAww ă ѯ&  d we ow c oă ѯ&  d w eoă ѯ Sdwc oАF tĠtww FĠFeЖwwww w!cww/'ߧ ЫT h ЫT(h#oo  ЖThoߧwwww o ЖTgoDa @ 蘙wt ww{x Hv;AwtS$P XU+ЎThR'Ъ(vI;q-p/X'q-p/X'naq-p/X'\aq-p/X'Jaq-p/X'8aq-p/X'&aq-p/X'a܄q-p/X'qV:)X[a\B\ga]YX]qܤMd>b6YXB5[ -V-6@ 30T @w @wZ"ecF[Z% WZ`(qo oZ\o;v`4hf@wwwwwwww2 0 @X @wNwww;v`4hf@wwwwwwww2 0 @X  @N wwwHvq=Hv4Hvi4HvL4HvQ7) >@vav$""vvi( Hv44 Hv0 Hv1;Hv}<v0)) )>o(R5a2R+a<R!avRaR aR*`i@v`v+#oi@v]v+oi@vRv+oi@vkv<+oi@vmv2+oi@vlv(+vR`i@vev+oHv+Hv+(¨(  DBDHv)(¨(  DBDHv)vPDPDPDPvGmHlvGmHlviR`Hv1;vi+!@аこXP$C$Xࢿ"ܰ:྆wwwwwwwww(iVVV@)v)vHv=RBa"v( ( av )o$l)$ߦ$ $c\;Y (( a?Hv=vHvI4((( av(o߽çg>ũ$ߨ$X`Hv_=Hv<@$A$B/Hv^80BHv^8v,Hvp:;wvh004v`+  +V VHv8CVB B?B?CAPAvC((VCVCQwwoveY a((((avveg>veag>veag>Hv<Zo\)V \HvB=BaDFHvB=Z٢Tf(B `DVV vVV v(B`DVV vRaޅ\|aS a\v ((`oĒHv:mvĒ ē v vveveV"v)(hvH;v@AA@A@@AA@@A@AA@A@@A@AA@@AA@A@@AA@@A@AA@@AA@A@@A@AA@A@@AA@@A@AA@  01326754<=?>:;98()+*./-,$%'&"#! `acbfgedlmonjkihxy{z~}|tuwvrsqpPQSRVWUT\]_^Z[YXHIKJNOMLDEGFBCA@      I  I I  I@ @I  2 8 I@ 2 8 I@ 3 I 3 I %@  %@ %@  %@      I  I I !!/!/ $ > &I(( .? @@@@ @@@ @ !.? @@@ @ @@ @ @@ ".@@@ @ @@ @ @ #.2 < I@$.2 < @%.< ? I@&.< ? @'.? I@@@@ @@@ @ (.? I@@@ @ @@ @ @@ ).? I@@@ @ @@ @ @ *.? @@@@ @@@ @ @ +.? @@@@ @@@ @ ,.? @@@ @ @@@ @ -.? @@@ @ @@ @ @@ ..? @@@ @ @@ @ @ @ /.? @@@ @ @@ @ @ 0.? @@ @@ 1.? @@ @ 2.? @@ 3.G@@@ @ @@ @ @ 4.@@@ @ @@ @ @ 5.2 < I@6.2 < @7.< ? I@8.< ? @94 ? I@:4 I@;4< ? I@<5I=;>I? @@ A@ B@ C@ @ D@ E@ 9a$^8X8RB&M,y5,o</sz/U0^D>H7727(8(78?8ASVe+p4АGuo1;Gx;q= ]k,:1:2:>p:C#\ݙ ?v|&nn~'$3FG $fQ<,}<"$K ,-R |4}-1/\1E1~2VJ<<?6+7&Q7R7SU[$]>:~]qRukxl {m$!~]`ځe&h$U= =ZYd2222223 23P34-6(@({)0)0))QJ*p*U+9H+6~+,++++,j&,/ˆFD7T(J4L4i4A4464tV5J5J9\=5"55#5(6 56 U6o66JNT}Z7`be;d<8;V9$ $=6= $R}===$B=a=5I4$<<',i===T_=L,CrcHiCrcLoCRC16a!g3MNtcTableReadTemp@NtcTableGenB&M,( y5_o< TsampT250us9T500usTT1mskT2msT10msT100msT500msT1sINV_TsampINV_T250us*INV_T500usMINV_T1mslINV_T2msINV_T10msINV_T100msINV_T500msINV_T1sINV_RMS_T100ms:INV_RMS_T500mseOS_TimeEInitTimeSharingp sTiME_SHARING::Init sTiME_SHARING::Sharing>H sRampGen::Init1sRampGen::RunsRampGen::RunStepDownsRampGen::RunStepUp sRampGen::Reset sRampGen::UpdateSlopeASCompiletimewVUStateAdcEOCzCntWaitAdcEocSetWaitAdcEocFlag_ErrEocAdcTriggerModeacqps_Adce*CanCHAdeMORxStatusCanCHAdeMORxIsrCntCanCHAdeMORxIsrErrCntWCANCHADEMO_RxID_OFFSETCANCHADEMO_TxID_OFFSETCanCHAdeMOTxSeqTableSize CanCHAdeMOTxSeqTableCntCanCHAdeMOCanCHAdeMORx)CanCHAdeMORxIsrАLdTerminalResSetFlagCanResetCanaTxMbox1CanaTxMbox2CanbTxMbox#CanaRxMboxGInitCan ICanErrorReset JCanTxMsgKCanRxMsg7CpuNumCpuSiliconRevCpuInfof (FlagWrDioExorQFlagRstDioExor|TestDinDoutBufferDoutExorAll Din3] 3EepromChkCntZEepromInitStatusFlagTestEepromFlagRstAdcParaFlagWrAdcScale FlagRdAdcScale5FlagWrAdcOffsetbFlagRdAdcOffsetFlagRdDioExorFlagEepromRstAllFlagEepromWrAllFlagEepromRdAllAFlagEepromChkClrTestpcs1Testpcs2Testpcs3k: tempSensor_tempSlope@tempSensor_tempOffsetytempSensor_scaleFactoryInitDspTempSensorvGetTemperatureCGetTemperatureK#FaultOvInstVbat:UvInstVbat]OcInstIbatOvVbatUvVbatOcIbatOvInstVboostUvInstVboostOvVboost>UvVboost]OvInstVdabUvInstVdabOvVdabUvVdabOvInstVdcUvInstVdcOvVdc4UvVdcMOvInstVacGridvUvInstVacGridOvVgridUvVgridOvInstVinvUvInstVinvOvVinv:UvVinvUOfVacnUfVacOcInstIacGridOcIacGridOcInstIuGridOcIuGridOcInstIwGrid>OcIwGrid]OcInstIacInvOcIacInvOcInstIuInvOcIuInvOcInstIwInv OcIwInv'OtDcSwBoostLOtDcSwLvDabqOtAcSwHvDabOtAcSwInvOtNtc5OtNtc6FaultLatchݙR+ModbusASlaveIDModbusARxCntModbusARxOk:ModbusARxErraModbusATxReadyModbusATxCntModbusATxDataLengthModbusACharTimeModbusACnt8ModbusAStop]ModbusACharTimesetModbusAExceptionCodeModbusA_Connection_CheckFlag_ModbusA_Data_resetCModbusATxWaitCntrModbusAFrmStartFlagModbusARxMaxFlagModbusARxStop6Char3_5TimeModbusARxBufModbusATxBufModbusAPtr@ ModbusACheckBufferW!ModbusAResponse"ModbusACRC16V$ModbusA3rdResponse%ModbusA4thResponse&ModbusA6thResponse'ModbusA16thResponse;)ModbusABadResponse8*ModbusASerialRange3/&COMM_Operation_Status9COMM_Installation_location|COMM_Standard_version_informationCOMM_Identification_numberCOMM_Measured_instantaneous_power_consumptionyCOMM_Measured_cumulative_power_consumption_HCOMM_Measured_cumulative_power_consumption_LGCOMM_Manufacturer_fault_codeCOMM_Current_limit_settingCOMM_Fault_statusCOMM_Fault_description=COMM_Manufacturer_codexCOMM_Business_facility_codeCOMM_Product_codeCOMM_Production_number)COMM_Production_date`COMM_Power_saving_operation_settingCOMM_Remote_control_settingCOMM_Current_time_setting;COMM_Current_date_setting|COMM_Power_limit_settingCOMM_Cumulative_operating_time_1 COMM_Cumulative_operating_time_HYCOMM_Cumulative_operating_time_LCOMM_SetM_property_mapCOMM_GetM_property_mapCOMM_Status_change_announcement_property_mapCOMM_Set_property_mapCOMM_Get_property_mapCOMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_Hz COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_L COMM_Dischargeable_capacity_of_vehicle_mounted_battery_2| COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_H COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_L COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_2= COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_3 COMM_Rated_charge_capacity_H COMM_Rated_charge_capacity_L^ COMM_Rated_discharge_capacity_H COMM_Rated_discharge_capacity_L COMM_Vehicle_connection_and_charge_able_discharge_able_statusCOMM_Minimum_maximum_charging_electric_energy_HCOMM_Minimum_maximum_charging_electric_energy_L[COMM_Minimum_maximum_discharging_electric_energy_HCOMM_Minimum_maximum_discharging_electric_energy_LACOMM_Minimum_maximum_charging_currentCOMM_Minimum_maximum_discharging_currentCOMM_Charger_discharger_type@COMM_Vehicle_connection_confirmationCOMM_Chargeable_capacity_of_vehicle_mounted_battery_HCOMM_Chargeable_capacity_of_vehicle_mounted_battery_LCOMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_HCOMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_LCOMM_Used_capacity_of_vehicle_mounted_battery_1_HCOMM_Used_capacity_of_vehicle_mounted_battery_1_LCOMM_Used_capacity_of_vehicle_mounted_battery_2COMM_Rated_voltage)COMM_Measured_instantaneous_charging_discharging_electric_energy_HCOMM_Measured_instantaneous_charging_discharging_electric_energy_LOCOMM_Measured_instantaneous_charging_discharging_currentCOMM_Measured_instantaneous_charging_discharging_voltageMCOMM_Measured_cumulative_amount_of_discharging_electric_energy_HCOMM_Measured_cumulative_amount_of_discharging_electric_energy_LkCOMM_Cumulative_amount_of_discharging_electric_energy_reset_settingCOMM_Measured_cumulative_amount_of_charging_electric_energy_HCOMM_Measured_cumulative_amount_of_charging_electric_energy_LCOMM_Cumulative_amount_of_charging_electric_energy_reset_settingCOMM_Operation_mode_settingCOMM_System_interconnected_type3COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_HCOMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_LQCOMM__Remaining_stored_electricity_of_vehicle_mounted_battery_2COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_3kCOMM_Vehicle_IDCOMM_Charging_amount_setting_1_HCOMM_Charging_amount_setting_1_L6COMM_Charging_amount_setting_2COMM_Discharging_amount_setting_HCOMM_Discharging_amount_setting_L#COMM_Charging_electric_energy_setting_HCOMM_Charging_electric_energy_setting_LCOMM_Discharging_electric_energy_setting_H@ COMM_Discharging_electric_energy_setting_L COMM_Charging_current_setting COMM_Discharging_current_setting;!COMM_Rated_voltage_Independent!COMM_Operation_status!COMM_Connectrion_state!COMM_SOC"COMM_Instantaneous_powerX"idummyT$ModbusATxDataUpdateC%ModbusARxDataUpdateDfTempNtcHeatSink InitNtcTable NtcReadK]NVbatSumkVbatAvgIbatSumIbatAvgVboostSumVboostAvgVdabSum!VdabAvg>VdcHSum[VdcHAvgxVdcLSumVdcLAvgVdcSumVdcAvgVunInvRms VunInvRmsSum0VnwInvRmsQVnwInvRmsSumxVacInvRmsVacInvRmsSumVunGridRmsVunGridRmsSum VnwGridRms/VnwGridRmsSumXVacGridRms{VacGridRmsSumIacInvRmsIacInvRmsSumIuInvRms IuInvRmsSum0IwInvRmsOIwInvRmsSumtInInvRmsInInvRmsSumIacGridRmsIacGridRmsSumIuGridRms%IuGridRmsSumLIwGridRmsmIwGridRmsSumInGridRmsInGridRmsSumIzctRmsIzctRmsSum PinvReactiveC PinvReactiveSump PinvReactiveAvg PinvActive PinvActiveSum PinvActiveAvg PinvApparentAvg? PbatV PbatAvgs PbatSum IdeSum IdeAvg IqeSum IqeAvg VdeSum VdeAvg2 VqeSumM VqeAvgh PfAvg, RmsAvgCalRmsAvgSump MuxSelTestAdcDataCAdcOffsetdVbatTestVarScaleScaleDefaultScaleDelt|~ nEepromAddrEepromNumofBytesFlagReadEepromFlagWriteEepromIntWrBuf7IntRdBufVEEPROM_Page_BufferEEPROM_Start_AddrFloatWrBufFloatRdBufI{StatusFlagCanBeMasSlvChangeMFlagParaInvBuilup }!pSystemFaultEmergencyStopCmdFaultResetFlagCCMode FlagCVMode-FlagFullChargedZFlagFullDischargedFlagRunInvFlagRunBoostFlagRunDabFlagIbatCtrl!FlagVbatCtrlHFlagIdabCtrloFlagVdabCtrlCmdChargeStartCmdDischargeStartBatCutOffCurrent!SOCVoltageMaxJSOCVoltageMinsCmdInvOPsetCmdBoostOPsetCmdDabOPsetCmdInvStart CmdBoostStart4CmdDabStartYModeSystem|TestSelectSystemStateSystemReadyFaultReset FlagInvGating5FlagInvGatingInputhFlagBoostGatingFlagBoostGatingInputFlagDabGatingFlagDabGatingInput(TboostCntITdabPhCntjTdabACntTdabBCntTdabCCntTdabDCntTinvACntTinvBCntNSystemClocksVbatVbatFltInvVbatVbatInInvVbatIn VbatRef VbatRefSet@ IbatW IbatFltt InvIbatFlt IbatRef IbatRefSet Vboost VboostFlt InvVboost4 VboostRefU VboostRefSet| Vdab VdabFlt InvVdab VdabIn InvVdabIn VdabRef& VdabRefSetI IdabReff IdabRefSet VdcH VdcHFlt VdcL VdcLFlt Vdc VdcFlt! InvVdc< VdcRefW VdcRefSetx VunGrid VunGridFlt VnwGrid VnwGridFlt VacGrid VacGridFlt8 VdsGridU VqsGridr VdeGrid VdeGridFlt VqeGrid VqeGridFlt IuGrid IuGridFlt.IwGridIIwGridFltjIacGridIacGridFltIdsGridIqsGridIdeGridIdeGridFlt$IqeGridAIqeGridFltdVunInvVunInvFltVnwInvVnwInvFltVacInvVacInvFltVdsInv3VqsInvNVdeInviVdeInvFltVqeInvVqeInvFltIuInvIuInvFltIwInvIwInvFlt6IacInvQIacInvFltrIdsInvIqsInvIdeInvIdeInvFltIqeInvIqeInvFlt InGrid;InInvTIzctkIzctFltIuGridExtIuGridExtFltIwGridExtIwGridExtFltVbatOut5InvVbatOutXVbatOutComp}VdeOutVqeOutVdsOutVqsOutVntcBoost VntcLvDab+VntcHvDabLVntcInviVntc5Vntc6GFDPoutRatePoutMaxPbatRate PbatMax(VdcMaxCVdcMin^VdcRate{VdabMaxVdabMinVdabRateVboostRateVboostMinVboostMax9VbatRateXVbatMinuVbatMaxVacRateRmsVacRatePeakVacPeakMaxIbatRateIbatMax9IacRateRms\IacRatePeakIacMaxRmsIacMaxPeakFreqRateWeRateWeHatWeHatExt7LinvNRinveRdamp~CdclinkLboostCboostRboostCdabLdabRdab1TRdabTurnRatio\INV_Wh_T500msTboostTdabPhTdabATdabBTdabCTdabDTinvA8TinvBQFwVerjMagVqeRefSetMagSinRefDelMagVqePkwRefSetThetaTestFreqSineTest<SinThetaTestcCosThetaTestSinSquareTestCosSquareTestMagVqeRamppInitSystemParameter}SystemParameterUpdate FreqSinGenq!__sti___13_SystemVar_cpp_b5cfddacJ<?cVezDSP_Version_SCIezDSP_uRead16BPossibleezDSP_uRead8BPossibleezDSP_b32bitAddress0ezDSP_uCPUSezDSP_uOnChipFlashezDSP_uBRKDTCountezDSP_uFECountezDSP_uOECount ezDSP_uPECount8ezDSP_uWrongISRCountoezDSP_ucRxezDSP_uStateezDSP_uDataezDSP_uChksumezDSP_uAddrRdCnt6ezDSP_uDataRdCnteezDSP_uBlockSizeezDSP_uBlockIndexezDSP_uChkSumCalculatedezDSP_uCommand-ezDSP_uISRRxCount^ezDSP_uISRTxCountezDSP_uRxFifoCntezDSP_uMaxRxFifoCntezDSP_uTxFifoCnt"ezDSP_uMaxTxFifoCntWezDSP_uTxFifoFullCntezDSP_ulDataezDSP_ulAddrezDSP_ullDataeasyDSP_AutoBaudeasyDSP_SCI_IniteasyDSP_Boot_SynceasyDSP_SCIBootCPU2Yeasy_RXINT_ISRU[y<]Cpu2Epwm1IsrCntmainCpu2EIpc1Isr ]qRoutineT100msu~RoutineT10msx}RoutineT1ms {}RoutineT2ms/!~RoutineT500ms3RoutineT1s ځHRoutineT500us&+RoutineTsampU$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_CodeStartBranch.asm:81:95$U$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_CodeStartBranch.asm:97:108$^ K$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_DBGIER.asm:54:60$`ZN$D:/Project.Git/ArcCtrl-23-Firmware/TI_Lib/device/F2837xD_usDelay.asm:94:109$` <Example_ResultgExample_PassCountExample_FailDevice_initDevice_enableAllPeripheralsDevice_initGPIODevice_enableUnbondedGPIOPullupsFor176PinDevice_enableUnbondedGPIOPullupsFor100Pin~ Device_enableUnbondedGPIOPullups __error__o Example_setResultPass, Example_setResultFail Example_done6UCAN_initModuleCAN_setBitRatetCAN_setBitTimingCAN_clearInterruptStatus CAN_setupMessageObject* CAN_sendMessage CAN_sendMessage_16bitCAN_sendMessage_32bitfCAN_sendMessage_updateDLC:CAN_sendRemoteRequestMessagenCAN_readMessageCAN_readMessageWithIDCAN_transferMessagezCAN_clearMessageCAN_disableMessageObjectCAN_disableAllMessageObjectsj3 &  M/eFlash_initModuleVFlash_powerDown]Flash_wakeFromLPMD7( 1Interrupt_clearIFRInterrupt_initModuleInterrupt_initVectorTablexInterrupt_enableInterrupt_disableY Interrupt_defaultHandlerC Interrupt_illegalOperationHandler? Interrupt_nmiHandler]J<IPC_InstanceIPC_CPU1_To_CPU2_PutBufferIPC_CPU1_To_CPU2_GetBuffer !9== SCI_setConfigSCI_writeCharArraySCI_readCharArrayKSCI_enableInterruptwSCI_disableInterruptSCI_getInterruptStatus SCI_clearInterruptStatus SCI_setBaud SCI_setWakeFlagJ)NT}Z7`be0IFlashPumpSemaphoreRegs?RomPrefetchRegslDcsmCommonRegsDacaRegsDacbRegsDaccRegsNmiIntruptRegsCpuTimer0RegsHCpuTimer1RegsqCpuTimer2RegsEmif1ConfigRegsXintRegsSciaRegsScibRegs$ScicRegsCScidRegsbSpiaRegsSpibRegsSpicRegsAdcaResultRegsAdcbResultRegsAdccResultRegs@AdcdResultRegskDmaClaSrcSelRegsECap1RegsECap2RegsECap3RegsECap4RegsECap5Regs?ECap6Regs`PieCtrlRegsCmpss1RegsCmpss2RegsCmpss3RegsCmpss4RegsCmpss5Regs4Cmpss6RegsWCmpss7RegszCmpss8RegsDcsmZ1RegsDcsmZ2RegsEQep1RegsEQep2Regs%EQep3RegsFI2caRegseI2cbRegsIpcRegsMcbspaRegsMcbspbRegsEmif1RegsFlash0EccRegs1WdRegsLAccessProtectionRegsGpioDataRegsClkCfgRegsMemoryErrorRegsCla1Regs Clb1LogicCfgRegsH Clb2LogicCfgRegsw Clb3LogicCfgRegs Clb4LogicCfgRegs Clb1LogicCtrlRegs Clb2LogicCtrlRegs7 Clb3LogicCtrlRegsh Clb4LogicCtrlRegs Sdfm1Regs Sdfm2Regs MemCfgRegs AdcaRegs AdcbRegs< AdccRegs[ AdcdRegsz CpuSysRegs DmaRegs EPwm1Regs EPwm2Regs EPwm3Regs EPwm4Regs> EPwm5Regs_ EPwm6Regs EPwm7Regs EPwm8Regs EPwm9Regs EPwm10Regs EPwm11Regs) EPwm12RegsL Clb1DataExchRegs{ Clb2DataExchRegs Clb3DataExchRegs Clb4DataExchRegsCanaRegs'CanbRegsFFlash0CtrlRegsqPieVectTable!_exp!_logvj_c_int00 FS$$DIV' ELL$$CMPULL$$CMP$R8U$$DIV U$$MODcopy_inGmemcpy#aq_system_pre_init%5p_system_post_cinitm___TI_enable_exit_profile_outputd__TI_cleanup_ptr__TI_dtors_ptrexit-abortUi_lock_unlock_nop_register_lockf_register_unlockT_args_mainlL'void-bool5signed charDunsigned charUUint8wchar_tshortunsigned shortintunsigned intUint16longunsigned longlong longunsigned long longfloatdoublelong double3isIinvHarRespsLeadCompensator0sPiCtrl&a!6sLpf1stsLpf2ndgsNotchM%sNTCTABLEB&LsSoapPll;M,( RsOsgCoefasOsgLpfCoef sSogiFll1phy5sSogiPll6o< sTiME_SHARINGsTiME_SHARING_SUB>H sRampGen*AS,Uint329sCompileTimezVtADC_ChannelKADC_Channel]ADC_ClkPrescaleADC_ClkPrescaleADC_IntNumberADC_IntNumber ADC_PulseModeQADC_PulseModeeADC_ResolutionADC_ResolutionADC_SOCNumberADC_SOCNumber ADC_SignalModeSADC_SignalModehADC_Trigger ADC_Trigger __uint16_t uint16_t __uint32_t uint32_t size_t' sAdcLe*CAN_MsgFrameType)CAN_MsgFrameTypen__uint64_tuint64_tsCanCHAdeMO:sCanCHAdeMODataSetsCanCHAdeMOIDx00vsCanCHAdeMOIDx015 sCanCHAdeMOIDx02 sCanCHAdeMOIDx03 sCanCHAdeMOIDx04 sCanCHAdeMOIDx05m sCanCHAdeMOIDx06: sCanCHAdeMOIDx07 sCanCHAdeMOIDx08sCanCHAdeMOIDx09GsCanCHAdeMOIDx0AsCanData16bitxsCanData32bitsCanData8bit[sCanMsgFsFAULT_SW_LIST1sFAULT_SW_LIST2@sFAULT_SW_LIST3sFaultsSTATUS_LISTrsTEMP_LISTuCANDATA_TYPEuCanCHAdeMOCuCanCHAdeMOIDx00uCanCHAdeMOIDx01uCanCHAdeMOIDx02J uCanCHAdeMOIDx03 uCanCHAdeMOIDx04!uCanCHAdeMOIDx05Q"uCanCHAdeMOIDx06"uCanCHAdeMOIDx07#uCanCHAdeMOIDx08X$uCanCHAdeMOIDx09%uCanCHAdeMOIDx0A%uFAULT_SW1M&uFAULT_SW2&uFAULT_SW3'uSTATUSNАLzCAN_BTR_BITSCAN_BTR_REG3CAN_CTL_BITSCAN_CTL_REG6CAN_ERRC_BITSCAN_ERRC_REGCAN_ES_BITS CAN_ES_REG CAN_GLB_INT_CLR_BITS CAN_GLB_INT_CLR_REG CAN_GLB_INT_EN_BITS CAN_GLB_INT_EN_REG8CAN_GLB_INT_FLG_BITS9CAN_GLB_INT_FLG_REGCAN_IF1ARB_BITSCAN_IF1ARB_REGpCAN_IF1CMD_BITS8CAN_IF1CMD_REGCAN_IF1DATA_BITSCAN_IF1DATA_REGzCAN_IF1DATB_BITSkCAN_IF1DATB_REGCAN_IF1MCTL_BITSCAN_IF1MCTL_REGdCAN_IF1MSK_BITSBCAN_IF1MSK_REGCAN_IF2ARB_BITSCAN_IF2ARB_REGjCAN_IF2CMD_BITS2CAN_IF2CMD_REGCAN_IF2DATA_BITSCAN_IF2DATA_REGt CAN_IF2DATB_BITSe!CAN_IF2DATB_REG"CAN_IF2MCTL_BITS#CAN_IF2MCTL_REG^$CAN_IF2MSK_BITS<%CAN_IF2MSK_REG%CAN_IF3ARB_BITS&CAN_IF3ARB_REGd'CAN_IF3DATA_BITSU(CAN_IF3DATA_REG(CAN_IF3DATB_BITS)CAN_IF3DATB_REG*CAN_IF3MCTL_BITS?,CAN_IF3MCTL_REG,CAN_IF3MSK_BITS-CAN_IF3MSK_REGn.CAN_IF3OBS_BITSF0CAN_IF3OBS_REG0CAN_INT_BITS1CAN_INT_REGT2CAN_IPEN_X_BITSN3CAN_IPEN_X_REG3CAN_MVAL_X_BITS4CAN_MVAL_X_REG5CAN_NDAT_X_BITS6CAN_NDAT_X_REG77CAN_PERR_BITS!8CAN_PERR_REG8CAN_RAM_INIT_BITS$:CAN_RAM_INIT_REG:CAN_REGSACAN_TEST_BITSBCAN_TEST_REG{CCAN_TXRQ_X_BITSuDCAN_TXRQ_X_REG&Ebp_16wTZCTLDCB_REGwTZCTL_BITSyTZCTL_REGyTZDCSEL_BITSzTZDCSEL_REG?{TZEINT_BITS|TZEINT_REG}TZFLG_BITSW~TZFLG_REG~TZFRC_BITS,TZFRC_REG€TZOSTCLR_BITSTZOSTCLR_REGTZOSTFLG_BITS TZOSTFLG_REGTZSEL_BITSTZSEL_REG=VCAPCTL_BITSVCAPCTL_REG&VCNTCFG_BITS[VCNTCFG_REG$:int16float32'#sFaultsFaultSetݙR+SCICCR_BITS^SCICCR_REGSCICTL1_BITSH SCICTL1_REG SCICTL2_BITS SCICTL2_REG SCIFFCT_BITS SCIFFCT_REG6SCIFFRX_BITSSCIFFRX_REGCSCIFFTX_BITSSCIFFTX_REGJSCIHBAUD_BITSSCIHBAUD_REGSCILBAUD_BITSGSCILBAUD_REGSCIPRI_BITSSCIPRI_REGcSCIRXBUF_BITSGSCIRXBUF_REGSCIRXEMU_BITSSCIRXEMU_REG9SCIRXST_BITSSCIRXST_REG SCITXBUF_BITSSCITXBUF_REGoSCI_REGS3/&f+ADCPPB1RESULT_BITSADCPPB1RESULT_REGADCPPB2RESULT_BITSeADCPPB2RESULT_REGADCPPB3RESULT_BITSADCPPB3RESULT_REGADCPPB4RESULT_BITSOADCPPB4RESULT_REGADC_RESULT_REGSK] z|~ FLOAT32_BYTEAINT16_BYTESPI_Mode@SPI_ModeOSPI_TransferProtocolSPI_TransferProtocol{?}!eSystemMode'eSystemState}eTestSelectDJ<FCPUTimer_EmulationModeCPUTimer_EmulationMode?c-SCI_ParityTypeSCI_ParityTypeSCI_RxFIFOLevel SCI_RxFIFOLevel SCI_TxFIFOLevel SCI_TxFIFOLevel SysCtl_LSPCLKPrescaler SysCtl_LSPCLKPrescaler SysCtl_PeripheralPCLOCKCRSysCtl_PeripheralPCLOCKCRU[y|].IPC_Boot_Pump_Reg_tIPC_Boot_Pump_Reg_t0IPC_Flag_Ctr_Reg_tIPC_Flag_Ctr_Reg_tIPC_GetBuffer_tIPC_GetBuffer_tIPC_Instance_t IPC_Instance_t" IPC_Message_t IPC_Message_t8 IPC_PutBuffer_t IPC_PutBuffer_t> IPC_RecvCmd_Reg_t6 IPC_RecvCmd_Reg_t IPC_SendCmd_Reg_t~IPC_SendCmd_Reg_tIPC_Type_tIPC_Type_t]qux {!~ځH&+U KZN* GPIO_PortLGPIO_PortL6UADC_PPBNumber{ADC_PPBNumber__int32_tint32_t4CAN_MsgObjTypeCAN_MsgObjTypeTj3 CLA_TaskNumberCLA_TaskNumberCLA_TriggeryCLA_Trigger0CLB_CountersSCLB_Counters&float32_t DCSM_CSMPasswordKeyDCSM_CSMPasswordKeyMDCSM_EXEOnlyStatusDCSM_EXEOnlyStatusDCSM_MemoryStatus0DCSM_MemoryStatusHDCSM_RAMModuleDCSM_RAMModuleDCSM_SectorDCSM_SectorDCSM_SemaphoreZone1DCSM_SemaphoreZoneH DMA_TriggerDMA_Trigger__int16_tint16_t<ECAP_EmulationMode^ECAP_EmulationModez EPWM_ActionQualifierOutputEPWM_ActionQualifierOutputEPWM_ActionQualifierOutputEventIEPWM_ActionQualifierOutputEventoEPWM_ActionQualifierOutputModuleEPWM_ActionQualifierOutputModuleEPWM_ClockDividerEPWM_ClockDividerEPWM_CounterCompareLoadModeEPWM_CounterCompareLoadMode"EPWM_CounterCompareModuleEPWM_CounterCompareModuleEPWM_EmulationModeFEPWM_EmulationMode_EPWM_HSClockDividerEEPWM_HSClockDivider_EPWM_SignalParams EPWM_SignalParams' EPWM_TimeBaseCountMode EPWM_TimeBaseCountMode SysCtl_EPWMCLKDivider SysCtl_EPWMCLKDivider/e Flash_BankNumberEFlash_BankNumber\Flash_BankPowerModeFlash_BankPowerModeFlash_PumpPowerMode#Flash_PumpPowerModeGPIO_AnalogModecGPIO_AnalogModeyGPIO_ExternalIntNumGPIO_ExternalIntNumXBAR_InputNumXBAR_InputNumD27I2C_DutyCycle1I2C_DutyCycle( cJ<-IPC_GetBuffer_tIPC_Instance_tIPC_MessageQueue_tIIPC_MessageQueue_t !McBSP_ClockParamsMcBSP_ClockParamsMcBSP_ClockStopModeyMcBSP_ClockStopModeMcBSP_CompandingMode#McBSP_CompandingMode>McBSP_DataBitsPerWordMcBSP_DataBitsPerWordMcBSP_DataDelayBits|McBSP_DataDelayBitsMcBSP_DataPhaseFrameMcBSP_DataPhaseFrameMcBSP_MultichannelPartitionsMcBSP_MultichannelPartitionMcBSP_PartitionBlockMcBSP_PartitionBlockMcBSP_RxChannelModeMcBSP_RxChannelMode*McBSP_RxClockPolarityMcBSP_RxClockPolarityMcBSP_RxClockSource McBSP_RxClockSource McBSP_RxDataParams] McBSP_RxDataParams McBSP_RxFrameSyncPolarity McBSP_RxFrameSyncPolarity$ McBSP_RxFrameSyncSource McBSP_RxFrameSyncSource McBSP_RxFsyncParams*McBSP_RxFsyncParamsjMcBSP_RxInterruptSourceMcBSP_RxInterruptSource.McBSP_RxMultichannelParamsgMcBSP_RxMultichannelParamsMcBSP_RxSignExtensionMode0McBSP_RxSignExtensionModePMcBSP_SPIMasterModeParamsMcBSP_SPIMasterModeParamsMcBSP_SPISlaveModeParamsMcBSP_SPISlaveModeParams6McBSP_SRGRxClockSourceMcBSP_SRGRxClockSourceMcBSP_SRGTxClockSource+McBSP_SRGTxClockSourceRMcBSP_TxChannelModeMcBSP_TxChannelModeMcBSP_TxClockPolaritywMcBSP_TxClockPolarityMcBSP_TxClockSourceMcBSP_TxClockSource McBSP_TxDataParamsZMcBSP_TxDataParamsMcBSP_TxFrameSyncPolarityMcBSP_TxFrameSyncPolarity!McBSP_TxFrameSyncSourceMcBSP_TxFrameSyncSourceMcBSP_TxFsyncParamsMMcBSP_TxFsyncParamsMcBSP_TxInternalFrameSyncSourceMcBSP_TxInternalFrameSyncSource"McBSP_TxInterruptSourceMcBSP_TxInterruptSourceMcBSP_TxMultichannelParamsMcBSP_TxMultichannelParams9=!MemCfg_GSRAMMasterSelrMemCfg_GSRAMMasterSelMemCfg_LSRAMMasterSelMemCfg_LSRAMMasterSelMemCfg_TestModeMemCfg_TestMode= J)SDFM_FilterNumberxSDFM_FilterNumberSDFM_FilterTypeSDFM_FilterTypeSDFM_OutputDataFormateSDFM_OutputDataFormatNSPI_RxFIFOLevelMSPI_RxFIFOLevelcSPI_TxFIFOLevelSPI_TxFIFOLevelSPI_endianessSPI_endianessT{CPUTimer_ClockSource,CPUTimer_ClockSourceGCPUTimer_PrescalerCPUTimer_Prescaler SysCtl_DeviceParametricSysCtl_DeviceParametric}ZUPP_DMAChannel4UPP_DMAChannelIUPP_DMAChannelStatus*UPP_DMAChannelStatuskUPP_DMADescriptorQUPP_DMADescriptorUPP_ThresholdSizeUPP_ThresholdSize7`uint8_tb.e0XBAR_AuxSigNumXBAR_AuxSigNumXBAR_CLBMuxConfig~ XBAR_CLBMuxConfig XBAR_EPWMMuxConfigXBAR_EPWMMuxConfigXBAR_InputFlag"XBAR_InputFlag"XBAR_OutputMuxConfig$-XBAR_OutputMuxConfig?-XBAR_OutputNum-XBAR_OutputNum-XBAR_TripNuma.XBAR_TripNum.DIACCESS_PROTECTION_REGSADCBURSTCTL_BITSADCBURSTCTL_REG^ADCCOUNTER_BITSADCCOUNTER_REGADCCTL1_BITSADCCTL1_REGADCCTL2_BITSADCCTL2_REGADCEVTCLR_BITSADCEVTCLR_REGADCEVTINTSEL_BITSADCEVTINTSEL_REGADCEVTSEL_BITS!ADCEVTSEL_REG!ADCEVTSTAT_BITS,$ADCEVTSTAT_REG$ADCINTFLGCLR_BITS%ADCINTFLGCLR_REG&ADCINTFLG_BITS'ADCINTFLG_REGC(ADCINTOVFCLR_BITSW)ADCINTOVFCLR_REG*ADCINTOVF_BITS+ADCINTOVF_REG+ADCINTSEL1N2_BITSC-ADCINTSEL1N2_REG-ADCINTSEL3N4_BITS/ADCINTSEL3N4_REG-0ADCINTSOCSEL1_BITSl1ADCINTSOCSEL1_REG2ADCINTSOCSEL2_BITSg3ADCINTSOCSEL2_REG4ADCOFFTRIM_BITS4ADCOFFTRIM_REGx5ADCOSDETECT_BITS96ADCOSDETECT_REG6ADCPPB1CONFIG_BITS7ADCPPB1CONFIG_REGv8ADCPPB1OFFCAL_BITS79ADCPPB1OFFCAL_REG9ADCPPB1STAMP_BITS:ADCPPB1STAMP_REGV;ADCPPB1TRIPHI_BITS1<ADCPPB1TRIPHI_REG<ADCPPB1TRIPLO_BITS=ADCPPB1TRIPLO_REG>ADCPPB2CONFIG_BITSm?ADCPPB2CONFIG_REG@ADCPPB2OFFCAL_BITS@ADCPPB2OFFCAL_REGAADCPPB2STAMP_BITSPBADCPPB2STAMP_REGBADCPPB2TRIPHI_BITSCADCPPB2TRIPHI_REGDADCPPB2TRIPLO_BITSEADCPPB2TRIPLO_REG1FADCPPB3CONFIG_BITSGADCPPB3CONFIG_REGGADCPPB3OFFCAL_BITSHADCPPB3OFFCAL_REG5IADCPPB3STAMP_BITSIADCPPB3STAMP_REGJADCPPB3TRIPHI_BITSKADCPPB3TRIPHI_REG/LADCPPB3TRIPLO_BITS(MADCPPB3TRIPLO_REGMADCPPB4CONFIG_BITSNADCPPB4CONFIG_REGkOADCPPB4OFFCAL_BITS,PADCPPB4OFFCAL_REGPADCPPB4STAMP_BITSQADCPPB4STAMP_REGKRADCPPB4TRIPHI_BITS&SADCPPB4TRIPHI_REGSADCPPB4TRIPLO_BITSTADCPPB4TRIPLO_REGUADCREV_BITS#VADCREV_REGVADCSOC0CTL_BITSWADCSOC0CTL_REGXADCSOC10CTL_BITSYADCSOC10CTL_REGFZADCSOC11CTL_BITSc[ADCSOC11CTL_REG \ADCSOC12CTL_BITS*]ADCSOC12CTL_REG]ADCSOC13CTL_BITS^ADCSOC13CTL_REG_ADCSOC14CTL_BITS`ADCSOC14CTL_REGbaADCSOC15CTL_BITSbADCSOC15CTL_REG)cADCSOC1CTL_BITSCdADCSOC1CTL_REGdADCSOC2CTL_BITSfADCSOC2CTL_REGfADCSOC3CTL_BITSgADCSOC3CTL_REGlhADCSOC4CTL_BITSiADCSOC4CTL_REG-jADCSOC5CTL_BITSGkADCSOC5CTL_REGkADCSOC6CTL_BITSmADCSOC6CTL_REGmADCSOC7CTL_BITSnADCSOC7CTL_REGpoADCSOC8CTL_BITSpADCSOC8CTL_REG1qADCSOC9CTL_BITSKrADCSOC9CTL_REGrADCSOCFLG1_BITStADCSOCFLG1_REGuADCSOCFRC1_BITS}wADCSOCFRC1_REG$xADCSOCOVF1_BITSzADCSOCOVF1_REGzADCSOCOVFCLR1_BITS|ADCSOCOVFCLR1_REGh}ADCSOCPRICTL_BITSP~ADCSOCPRICTL_REG~ADC_REGSlASYNC_CS2_CR_BITSASYNC_CS2_CR_REGASYNC_CS3_CR_BITSASYNC_CS3_CR_REGʍASYNC_CS4_CR_BITSLASYNC_CS4_CR_REGASYNC_WCCR_BITSASYNC_WCCR_REG8AUXCLKDIVSEL_BITSAUXCLKDIVSEL_REGAUXPLLCTL1_BITSAUXPLLCTL1_REGTAUXPLLMULT_BITSRAUXPLLMULT_REGAUXPLLSTS_BITSܗAUXPLLSTS_REGBURST_COUNT_BITSCBURST_COUNT_REGBURST_SIZE_BITSBURST_SIZE_REGRCAN_REGSCEINTCLR_BITSCEINTCLR_REGTCEINTEN_BITSCEINTEN_REGCEINTFLG_BITSCEINTFLG_REG,CEINTSET_BITSCEINTSET_REGCERRCLR_BITSCERRCLR_REGZCERRFLG_BITS{CERRFLG_REGCERRSET_BITS:CERRSET_REGجCH_REGSCLA1TASKSRCSEL1_BITSCLA1TASKSRCSEL1_REGCLA1TASKSRCSEL2_BITSCLA1TASKSRCSEL2_REG\CLA1TASKSRCSELLOCK_BITSCLA1TASKSRCSELLOCK_REGACLA_REGSCLB_BUF_PTR_BITSeCLB_BUF_PTR_REGCLB_COUNT_EVENT_BITSCLB_COUNT_EVENT_REGҼCLB_COUNT_MODE_0_BITSCLB_COUNT_MODE_0_REGCLB_COUNT_MODE_1_BITSCLB_COUNT_MODE_1_REGdCLB_COUNT_RESET_BITSqCLB_COUNT_RESET_REG'CLB_DATA_EXCHANGE_REGSCLB_DBG_OUT_BITSmCLB_DBG_OUT_REGCLB_FSM_EXTERNAL_IN0_BITS3CLB_FSM_EXTERNAL_IN0_REGCLB_FSM_EXTERNAL_IN1_BITSCLB_FSM_EXTERNAL_IN1_REGCLB_FSM_EXTRA_IN0_BITSCLB_FSM_EXTRA_IN0_REGCLB_FSM_EXTRA_IN1_BITSCLB_FSM_EXTRA_IN1_REGwCLB_FSM_LUT_FN1_0_BITS:CLB_FSM_LUT_FN1_0_REGCLB_FSM_LUT_FN2_BITSCLB_FSM_LUT_FN2_REGmCLB_FSM_NEXT_STATE_0_BITS5CLB_FSM_NEXT_STATE_0_REGCLB_FSM_NEXT_STATE_1_BITSCLB_FSM_NEXT_STATE_1_REGCLB_FSM_NEXT_STATE_2_BITSOCLB_FSM_NEXT_STATE_2_REGCLB_GLBL_MUX_SEL_1_BITSCLB_GLBL_MUX_SEL_1_REGICLB_GLBL_MUX_SEL_2_BITSCLB_GLBL_MUX_SEL_2_REG~CLB_GP_REG_BITSHCLB_GP_REG_REGCLB_HLC_EVENT_SEL_BITS*CLB_HLC_EVENT_SEL_REGCLB_INPUT_FILTER_BITSCLB_INPUT_FILTER_REGCLB_INTR_TAG_REG_BITSCLB_INTR_TAG_REG_REG<CLB_IN_MUX_SEL_0_BITS$CLB_IN_MUX_SEL_0_REGCLB_LCL_MUX_SEL_1_BITSHCLB_LCL_MUX_SEL_1_REGCLB_LCL_MUX_SEL_2_BITSoCLB_LCL_MUX_SEL_2_REG+CLB_LOAD_ADDR_BITSCLB_LOAD_ADDR_REGCLB_LOAD_EN_BITSCLB_LOAD_EN_REGMCLB_LOCK_BITSCLB_LOCK_REGCLB_LOGIC_CONFIG_REGSxCLB_LOGIC_CONTROL_REGSCLB_LUT4_FN1_0_BITS]CLB_LUT4_FN1_0_REGCLB_LUT4_FN2_BITSCLB_LUT4_FN2_REGuCLB_LUT4_IN0_BITSyCLB_LUT4_IN0_REG&CLB_LUT4_IN1_BITS*CLB_LUT4_IN1_REGCLB_LUT4_IN2_BITSCLB_LUT4_IN2_REGCLB_LUT4_IN3_BITSCLB_LUT4_IN3_REG9CLB_MISC_CONTROL_BITS%CLB_MISC_CONTROL_REGCLB_OUTPUT_LUT_0_BITSCLB_OUTPUT_LUT_0_REGCLB_OUTPUT_LUT_1_BITS CLB_OUTPUT_LUT_1_REGL CLB_OUTPUT_LUT_2_BITSJ CLB_OUTPUT_LUT_2_REG CLB_OUTPUT_LUT_3_BITS CLB_OUTPUT_LUT_3_REG CLB_OUTPUT_LUT_4_BITSCLB_OUTPUT_LUT_4_REGqCLB_OUTPUT_LUT_5_BITSoCLB_OUTPUT_LUT_5_REG(CLB_OUTPUT_LUT_6_BITS&CLB_OUTPUT_LUT_6_REGCLB_OUTPUT_LUT_7_BITSCLB_OUTPUT_LUT_7_REGCLKCFGLOCK1_BITS=CLKCFGLOCK1_REGCLKSEM_BITSCLKSEM_REG<CLKSRCCTL1_BITSCLKSRCCTL1_REG1CLKSRCCTL2_BITSCLKSRCCTL2_REG2CLKSRCCTL3_BITS CLKSRCCTL3_REGCLK_CFG_REGS!CMPSS_REGSW%COMPCTL_BITSV'COMPCTL_REG'COMPDACCTL_BITSP)COMPDACCTL_REG)COMPHYSCTL_BITS*COMPHYSCTL_REGX+COMPLOCK_BITSx,COMPLOCK_REG-COMPSTSCLR_BITSk.COMPSTSCLR_REG/COMPSTS_BITS?0COMPSTS_REG0CONTROL_BITS 3CONTROL_REG3CPUSYSLOCK1_BITS!7CPUSYSLOCK1_REG7CPUTIMER_REGS8CPU_SYS_REGS<CTRIPHFILCLKCTL_BITSj=CTRIPHFILCLKCTL_REG >CTRIPHFILCTL_BITS.?CTRIPHFILCTL_REG?CTRIPLFILCLKCTL_BITS@CTRIPLFILCLKCTL_REGbACTRIPLFILCTL_BITSpBCTRIPLFILCTL_REGCDACCTL_BITS9DDACCTL_REGDDACHVALA_BITSEDACHVALA_REG'FDACHVALS_BITSFDACHVALS_REGzGDACLOCK_BITSuHDACLOCK_REGIDACLVALA_BITSIDACLVALA_REGfJDACLVALS_BITSKDACLVALS_REGKDACOUTEN_BITSoLDACOUTEN_REGMDACREV_BITSMDACREV_REGQNDACTRIM_BITS"ODACTRIM_REGODACVALA_BITSqPDACVALA_REGQDACVALS_BITSQDACVALS_REG^RDAC_REGSSDCSM_COMMON_REGSjTDCSM_Z1_REGSVDCSM_Z2_REGShYDEBUGCTRL_BITSZDEBUGCTRL_REGZDMACHSRCSEL1_BITS[DMACHSRCSEL1_REGF\DMACHSRCSEL2_BITS]DMACHSRCSEL2_REG]DMACHSRCSELLOCK_BITS^DMACHSRCSELLOCK_REG_DMACTRL_BITSc`DMACTRL_REGaDMA_CLA_SRC_SEL_REGSbDMA_REGSndDRR1_BITS eDRR1_REGeDRR2_BITS=fDRR2_REGfDXR1_BITSngDXR1_REGhDXR2_BITShDXR2_REG2iDxACCPROT0_BITSjDxACCPROT0_REG?kDxCOMMIT_BITSGlDxCOMMIT_REGlDxINITDONE_BITS.nDxINITDONE_REGnDxINIT_BITSoDxINIT_REGpDxLOCK_BITSqDxLOCK_REGrDxTEST_BITS9sDxTEST_REGsECAP_REGSnuECCLR_BITSvECCLR_REGYwECCTL1_BITS yECCTL1_REGyECCTL2_BITSH{ECCTL2_REG{ECC_ENABLE_BITS|ECC_ENABLE_REGZ}ECEINT_BITS~ECEINT_REG]ECFLG_BITSECFLG_REGHECFRC_BITSECFRC_REG7EMIF1ACCPROT0_BITSzEMIF1ACCPROT0_REG*EMIF1COMMIT_BITS EMIF1COMMIT_REGEMIF1LOCK_BITSEMIF1LOCK_REG,EMIF1MSEL_BITSEMIF1MSEL_REGEMIF1_CONFIG_REGSъEMIF_REGSuEPWM_REGSEQEP_REGSERR_CNT_BITSeERR_CNT_REGERR_INTCLR_BITSERR_INTCLR_REGERR_INTFLG_BITSʠERR_INTFLG_REGqERR_POS_BITSҢERR_POS_REGpERR_STATUS_BITSޤERR_STATUS_CLR_BITSERR_STATUS_CLR_REG;ERR_STATUS_REGERR_THRESHOLD_BITSERR_THRESHOLD_REGaFADDR_TEST_BITSGFADDR_TEST_REGFBAC_BITSFBAC_REG?FBFALLBACK_BITSFBFALLBACK_REGFBPRDY_BITSFBPRDY_REG5FECC_CTRL_BITSRFECC_CTRL_REGFECC_STATUS_BITS1FECC_STATUS_REG۲FECC_TEST_BITSFECC_TEST_REGFFLASH_CTRL_REGSԵFLASH_ECC_REGS%FLASH_PUMP_SEMAPHORE_REGSFLSEM_BITSĺFLSEM_REGZFMSTAT_BITSFMSTAT_REG+FPAC1_BITSFPAC1_REGFRDCNTL_BITSyFRDCNTL_REGFRD_INTF_CTRL_BITS"FRD_INTF_CTRL_REGGPACLEAR_BITS~GPACLEAR_REGGPADAT_BITSGPADAT_REG`GPASET_BITSGPASET_REGGPATOGGLE_BITSPGPATOGGLE_REGGPBCLEAR_BITSGPBCLEAR_REGUGPBDAT_BITSGPBDAT_REGGPBSET_BITSdGPBSET_REGGPBTOGGLE_BITSGPBTOGGLE_REGfGPCCLEAR_BITS&GPCCLEAR_REGGPCDAT_BITSGPCDAT_REGGPCSET_BITSGPCSET_REGqGPCTOGGLE_BITS4GPCTOGGLE_REGGPDCLEAR_BITSGPDCLEAR_REGqGPDDAT_BITScGPDDAT_REGGPDSET_BITSGPDSET_REGGPDTOGGLE_BITSGPDTOGGLE_REG* GPECLEAR_BITS* GPECLEAR_REG GPEDAT_BITSGPEDAT_REG`GPESET_BITSZGPESET_REGGPETOGGLE_BITSGPETOGGLE_REGGPFCLEAR_BITS\GPFCLEAR_REGGPFDAT_BITS#GPFDAT_REGR$GPFSET_BITS (GPFSET_REG(GPFTOGGLE_BITSj,GPFTOGGLE_REG-GPIOLPMSEL0_BITS0GPIOLPMSEL0_REGm1GPIOLPMSEL1_BITS65GPIOLPMSEL1_REG5GPIO_DATA_REGS8GSxACCPROT0_BITS;GSxACCPROT0_REG\<GSxACCPROT1_BITS%?GSxACCPROT1_REG?GSxACCPROT2_BITSBGSxACCPROT2_REGNCGSxACCPROT3_BITS/FGSxACCPROT3_REGFGSxCOMMIT_BITSIGSxCOMMIT_REGDJGSxINITDONE_BITSQMGSxINITDONE_REGMGSxINIT_BITS|PGSxINIT_REGQGSxLOCK_BITSSGSxLOCK_REG9TGSxMSEL_BITSVGSxMSEL_REGXWGSxTEST_BITSYGSxTEST_REG_ZI2CDRR_BITS[I2CDRR_REG[I2CDXR_BITSJ\I2CDXR_REG\I2CEMDR_BITS]I2CEMDR_REG*^I2CFFRX_BITSk_I2CFFRX_REG `I2CFFTX_BITSfaI2CFFTX_REGbI2CIER_BITS,cI2CIER_REGcI2CISRC_BITSdI2CISRC_REGReI2CMDR_BITSfI2CMDR_REGgI2COAR_BITS-hI2COAR_REGhI2CPSC_BITSpiI2CPSC_REG jI2CSAR_BITSjI2CSAR_REGLkI2CSTR_BITSmI2CSTR_REGmI2C_REGSoINT_MSK_BITSpINT_MSK_CLR_BITSqINT_MSK_CLR_REGrINT_MSK_REG,sINT_MSK_SET_BITSQtINT_MSK_SET_REGtINT_RAW_BITSuINT_RAW_REG|vIORESTOREADDR_BITS9wIORESTOREADDR_REGwIPCACK_BITSO{IPCACK_REG{IPCCLR_BITSPIPCCLR_REGIPCFLG_BITSQIPCFLG_REGIPCSET_BITSRIPCSET_REGIPCSTS_BITSSIPCSTS_REGIPC_REGS_CPU2LOSPCP_BITSlLOSPCP_REGLPMCR_BITS8LPMCR_REGΑLSxACCPROT0_BITSLSxACCPROT0_REGLSxACCPROT1_BITSLSxACCPROT1_REGLSxCLAPGM_BITS;LSxCLAPGM_REGߘLSxCOMMIT_BITS^LSxCOMMIT_REGLSxINITDONE_BITSLSxINITDONE_REGILSxINIT_BITSLSxINIT_REGHLSxLOCK_BITSLSxLOCK_REGGLSxMSEL_BITSLSxMSEL_REGFLSxTEST_BITSLSxTEST_REGEMAVCLR_BITSIMAVCLR_REGMAVFLG_BITSMAVFLG_REGMAVINTEN_BITSMAVINTEN_REG.MAVSET_BITS2MAVSET_REGͫMCDCR_BITSMCDCR_REGxMCR1_BITSMCR1_REG'MCR2_BITS+MCR2_REGMCTL_BITSMCTL_REG3MEMORY_ERROR_REGSŴMEM_CFG_REGS MFFINT_BITSMFFINT_REGMICLROVF_BITSٻMICLROVF_REGzMICLR_BITSMICLR_REGOMIER_BITSMIER_REGMIFRC_BITS[MIFRC_REGMIFR_BITS+MIFR_REGMIOVF_BITSMIOVF_REGMIRUN_BITSMIRUN_REGhMODE_BITSMODE_REGMR_REG0MSGxINITDONE_BITSMSGxINITDONE_REG]MSGxINIT_BITSMSGxINIT_REGZMSGxTEST_BITSMSGxTEST_REGWMcBSP_REGSNMAVCLR_BITSaNMAVCLR_REGNMAVFLG_BITSNMAVFLG_REGfNMAVINTEN_BITS5NMAVINTEN_REGNMAVSET_BITSNMAVSET_REG@NMICFG_BITSNMICFG_REGNMIFLGCLR_BITSNMIFLGCLR_REG8NMIFLGFRC_BITSGNMIFLGFRC_REGNMIFLG_BITSNMIFLG_REGNMISHDFLG_BITSNMISHDFLG_REGENMI_INTRUPT_REGSPCLKCR0_BITS[PCLKCR0_REGPCLKCR10_BITS PCLKCR10_REGPCLKCR11_BITSPCLKCR11_REGcPCLKCR12_BITSCPCLKCR12_REGPCLKCR13_BITSPCLKCR13_REGPCLKCR14_BITSPCLKCR14_REGPCLKCR16_BITS&PCLKCR16_REGPCLKCR1_BITSPCLKCR1_REGBPCLKCR2_BITS]PCLKCR2_REGPCLKCR3_BITShPCLKCR3_REGPCLKCR4_BITSPCLKCR4_REGPCLKCR6_BITSPCLKCR6_REGPCLKCR7_BITSPCLKCR7_REG_PCLKCR8_BITSPCLKCR8_REG:PCLKCR9_BITSGPCLKCR9_REGPCR_BITSPCR_REG PERCLKDIVSEL_BITSl PERCLKDIVSEL_REG PIEACK_BITS PIEACK_REGT PIECTRL_BITSPIECTRL_REGPIEIER10_BITSPIEIER10_REGRPIEIER11_BITS`PIEIER11_REGPIEIER12_BITSPIEIER12_REGPIEIER1_BITSPIEIER1_REGYPIEIER2_BITSdPIEIER2_REGPIEIER3_BITS PIEIER3_REGPIEIER4_BITS PIEIER4_REGT!PIEIER5_BITS_#PIEIER5_REG#PIEIER6_BITS&PIEIER6_REG&PIEIER7_BITS(PIEIER7_REGO)PIEIER8_BITSZ+PIEIER8_REG+PIEIER9_BITS.PIEIER9_REG.PIEIFR10_BITS0PIEIFR10_REGP1PIEIFR11_BITS^3PIEIFR11_REG3PIEIFR12_BITS 6PIEIFR12_REG6PIEIFR1_BITS8PIEIFR1_REGW9PIEIFR2_BITSb;PIEIFR2_REG<PIEIFR3_BITS >PIEIFR3_REG>PIEIFR4_BITS@PIEIFR4_REGRAPIEIFR5_BITS]CPIEIFR5_REGCPIEIFR6_BITSFPIEIFR6_REGFPIEIFR7_BITSHPIEIFR7_REGMIPIEIFR8_BITSXKPIEIFR8_REGKPIEIFR9_BITSNPIEIFR9_REGNPIEVERRADDR_BITSVOPIEVERRADDR_REGPPIE_CTRL_REGS8SPIE_VECT_TABLEtvPRD_BITS wPRD_REGwPRIORITYCTRL1_BITSfxPRIORITYCTRL1_REGyPRIORITYSTAT_BITS zPRIORITYSTAT_REGzPUMPREQUEST_BITS{PUMPREQUEST_REGV|QCAPCTL_BITS+}QCAPCTL_REG}QCLR_BITSCQCLR_REGQDECCTL_BITSAQDECCTL_REG߁QEINT_BITSbQEINT_REGQEPCTL_BITS`QEPCTL_REGQEPSTS_BITS?QEPSTS_REGڇQFLG_BITSTQFLG_REGQFRC_BITSeQFRC_REGQPOSCTL_BITSQPOSCTL_REGRAMPDLYA_BITS;RAMPDLYA_REG܎RAMPDLYS_BITSRAMPDLYS_REG-RAMSTAT_BITSRAMSTAT_REGRCR1_BITSRCR1_REG)RCR2_BITS=RCR2_REGЕRCSR_BITSږRCSR_REGmRESC_BITSURESC_REGROMPREFETCH_BITSROMPREFETCH_REGiROM_PREFETCH_REGS!SCSR_BITSSCSR_REGSDCMPH1_BITS?SDCMPH1_REGݞSDCMPH2_BITSSDCMPH2_REG$SDCMPH3_BITS͠SDCMPH3_REGkSDCMPH4_BITSSDCMPH4_REGSDCMPL1_BITS[SDCMPL1_REGSDCMPL2_BITSSDCMPL2_REG@SDCMPL3_BITSSDCMPL3_REGSDCMPL4_BITS0SDCMPL4_REGΧSDCPARM1_BITS֨SDCPARM1_REGwSDCPARM2_BITSSDCPARM2_REG SDCPARM3_BITS(SDCPARM3_REGɬSDCPARM4_BITSѭSDCPARM4_REGrSDCTLPARM1_BITSlSDCTLPARM1_REGSDCTLPARM2_BITS SDCTLPARM2_REGSDCTLPARM3_BITSSDCTLPARM3_REGUSDCTLPARM4_BITSOSDCTLPARM4_REGSDCTL_BITSɵSDCTL_REG_SDDATA1_BITSSDDATA1_REGSDDATA2_BITSgSDDATA2_REGSDDATA3_BITSSDDATA3_REGXSDDATA4_BITS SDDATA4_REGSDDFPARM1_BITSSDDFPARM1_REGXSDDFPARM2_BITSaSDDFPARM2_REGSDDFPARM3_BITSSDDFPARM3_REGSDDFPARM4_BITSSDDFPARM4_REG_SDDPARM1_BITScSDDPARM1_REGSDDPARM2_BITSSDDPARM2_REGSDDPARM3_BITSSDDPARM3_REGNSDDPARM4_BITSRSDDPARM4_REGSDFM_REGSUSDIFLGCLR_BITSTSDIFLGCLR_REGSDIFLG_BITSSDIFLG_REGSDMFILEN_BITSSDMFILEN_REGfSDRAM_CR_BITSSDRAM_CR_REGOSDRAM_RCR_BITS@SDRAM_RCR_REGSDRAM_TR_BITSfSDRAM_TR_REGSDR_EXT_TMNG_BITSSDR_EXT_TMNG_REGSECMSEL_BITSSECMSEL_REG}SECTSTAT_BITSASECTSTAT_REGSPCR1_BITSaSPCR1_REGSPCR2_BITSZSPCR2_REGSPIBRR_BITSSPIBRR_REGCSPICCR_BITSmSPICCR_REGSPICTL_BITS>SPICTL_REGSPIFFCT_BITSSPIFFCT_REG$SPIFFRX_BITSSPIFFRX_REG1SPIFFTX_BITSSPIFFTX_REG.SPIPRI_BITSRSPIPRI_REGSPISTS_BITSSPISTS_REGSPI_REGSSRGR1_BITS0SRGR1_REGSRGR2_BITSSRGR2_REGGSYSCLKDIVSEL_BITS)SYSCLKDIVSEL_REGSYSPLLCTL1_BITSSYSPLLCTL1_REGiSYSPLLMULT_BITSgSYSPLLMULT_REGSYSPLLSTS_BITSSYSPLLSTS_REGTCR_BITSTCR_REGXTIM_BITSTIM_REGTMR2CLKCTL_BITSTMR2CLKCTL_REG0TPRH_BITSTPRH_REGcTPR_BITSTPR_REGUCERRCLR_BITSUCERRCLR_REGQUCERRFLG_BITSuUCERRFLG_REG UCERRSET_BITS: UCERRSET_REG WDCNTR_BITS WDCNTR_REG" WDCR_BITS WDCR_REG WDKEY_BITSDWDKEY_REGWDWCR_BITSWDWCR_REG1WD_REGSUX1CNT_BITSX1CNT_REGXCLKOUTDIVSEL_BITSXCLKOUTDIVSEL_REG;XCR1_BITSXCR1_REGXCR2_BITSXCR2_REGOXINT1CR_BITS4XINT1CR_REGXINT2CR_BITSXINT2CR_REGUXINT3CR_BITS:XINT3CR_REGXINT4CR_BITSXINT4CR_REG[XINT5CR_BITS@XINT5CR_REGXINT_REGSF Z1_BOOTCTRL_BITS7!Z1_BOOTCTRL_REG!Z1_CR_BITS*#Z1_CR_REG#Z1_EXEONLYRAMR_BITS%Z1_EXEONLYRAMR_REGe&Z1_EXEONLYSECTR_BITSr)Z1_EXEONLYSECTR_REG(*Z1_GRABRAMR_BITS,Z1_GRABRAMR_REG,Z1_GRABSECTR_BITSC/Z1_GRABSECTR_REG/Z1_LINKPOINTER_BITS0Z1_LINKPOINTER_REGq1Z1_OTPSECLOCK_BITS2Z1_OTPSECLOCK_REG23Z2_BOOTCTRL_BITS#4Z2_BOOTCTRL_REG4Z2_CR_BITS6Z2_CR_REG6Z2_EXEONLYRAMR_BITS8Z2_EXEONLYRAMR_REGQ9Z2_EXEONLYSECTR_BITS^<Z2_EXEONLYSECTR_REG=Z2_GRABRAMR_BITS>Z2_GRABRAMR_REG?Z2_GRABSECTR_BITS/BZ2_GRABSECTR_REGBZ2_LINKPOINTER_BITSCZ2_LINKPOINTER_REG]DZ2_OTPSECLOCK_BITSnEZ2_OTPSECLOCK_REGF_MSTF_BITSG_MSTF_REG5HPINT!!vj  ER8__uint16_tuint16_t__uint32_t uint32_tcopy_recordCOPY_RECORDcopy_table1COPY_TABLEGsize_ta5_PTRFUNCiTJARGSlL   + : K [.tt |t |u |u |  @ ` dd>206E:Z>o0>4>8><>1@5@9@=@ 2*\!9\"H\#W\$f]%u ]&@]'`]( ) * +,\-\. \/p0!1"0@2"?y3T4`P5n P6|@P7`P8P9P:; p<(@=A>B?C@DAEB*FC8GDFHETIFcJGrKHQI"@QJ"QK"LM($NO0sP" @sQ"R$"S:6TvE`U$T@`V$c`pWv XYZr[r\ r]0r^^_H^`Haaab acpd+ppe .cinit f.pinit(g)h.stacki.esysmemj.ciok.switchl.reset?m3nn ?oMpaqDMARAM1rDMARAM2sDMARAM3tDMARAM4u.CpuInfovuw.AdcLib$x@"y.Fault z0.Scale%{.Status6"|.IntTemp0"}&~[.RmsAvg~$.CanLib@.Modbus$ R .text(.ebss`.econst D,g_CrcHi _CrcLo $C$L19$C$L29.text9S j $gA gCs Wg g.P#E Xg$C$L18$C$L28$C$L38$C$L48$C$L58$C$L68$C$L78$C$L88$C$L99.text^8#.2Dg* kg1g; |g$C$L1/$C$L2$/$C$L32/$C$L4@/$C$L5N/$C$L6\/$C$L7j/$C$L8x/.text/&-.cinit&fduw4)C g$C$L17$C$L27$C$L37$C$L47$C$L5 8$C$L6 8$C$L7/8$C$L848.text7] P [ g.ebss1 ~\ o. g$C$IR_1.cinit'f.ebssX.AdcLib$xU  `dU g$C$IR_1 $C$L1bn$C$L2dn$C$L3un$C$L4vn.cinit'f | +np $ q.0 g$C$L1Yn$C$L2n$C$L3n$C$L4n$C$L5n$C$L6̇n$C$L7n$C$L8 n$C$L9 n$C$L10n$C$L11%n$C$L12)n$C$L13~;$C$L14;$C$L15;$C$L16;$C$L17;.text1;f.cinitr(f.CanLib@.ebss3Gn|  ?R g.textq= .CpuInfov 7 g.cinitY(f .ebss2 !Z  Y g$C$IR_1 $C$IR_2 $C$IR_3 .cinit'fC.ebssy V!+ gZ Fk 3R gJ% y g.text1:.IntTemp0"}D% g.Fault z0 m g$C$L1n$C$L2Єn$C$L3҄n$C$L4n$C$L5n$C$L6%n$C$L7>n$C$L8Ln$C$L9mn$C$L10qn$C$L11n$C$L12n$C$L13΅n$C$L14n$C$L15n$C$L16'n$C$L17<n$C$L18Nn$C$L19nn$C$L20n$C$L21n$C$L22n$C$L23n$C$L24n$C$L25n$C$L26n$C$L27׆n$C$L28ۆn$C$L29݆n$C$L30n$C$L31n$C$L32n$C$L33n$C$L34 n$C$L35,n$C$L36;n$C$L37?n$C$L38En.cinitJ'fM.Modbus$ .ebss>3n1 g.cinit#fdY&~[3Fn x + g.textQ<N$.ebssw< g.text ,.cinit*%f;?.RmsAvg~- -Uc g.cinit*(f.ebss.Scale%{v?1 g$C$IR_1$C$IR_2.cinit(f.ebss@ m3H g$C$IR_1.cinitf(f .Status6"|T2 g$C$IR_1$C$L12$C$L22$C$L32$C$L42$C$L52$C$L62$C$L72$C$L82.text-1W.cinit f@"y.pinit(g$Y$ gh~& g$C$L12n$C$L2;n$C$L3Yn$C$L4]n$C$L5bn$C$L6en$C$L7in$C$L8on$C$L9|n$C$L10~n$C$L11n$C$L12n$C$L13n$C$L14n$C$L15n$C$L16n$C$L17n$C$L18ŀn$C$L19ǀn$C$L20рn$C$L21ـn$C$L22ۀn$C$L23n$C$L24n$C$L25n$C$L26n$C$L27n$C$L28On$C$L29Rn$C$L30]n$C$L31jn$C$L32mn$C$L33xn$C$L34n$C$L35n$C$L36n$C$L37n$C$L38n$C$L39n$C$L40n$C$L41́n$C$L42؁n$C$L43ہn$C$L44n$C$L45n$C$L46n$C$L47n$C$L48n$C$L49n$C$L50n$C$L51$n$C$L52/n$C$L532n$C$L54=n$C$L55An$C$L56Fn$C$L57Jn$C$L58On$C$L59`n$C$L60fn$C$L61mn$C$L62n$C$L63n$C$L64n$C$L65n$C$L66n$C$L67n$C$L68n$C$L69n$C$L70n$C$L71n$C$L72Ân$C$L73Ƃn$C$L74Ђn$C$L75n$C$L76n$C$L77n$C$L78n$C$L79n$C$L80n$C$L81n$C$L82n$C$L83 n$C$L84-n$C$L85/n$C$L869n$C$L87Fn$C$L88Hn$C$L89Rn$C$L90]n$C$L91_n$C$L92in$C$L93tn$C$L94vn$C$L95n$C$L96n$C$L97n$C$L98n$C$L99n$C$L100n$C$L101n$C$L102n$C$L103n$C$L104ƃn$C$L105Ѓn$C$L106҃n$C$L107܃n$C$L108n$C$L109n$C$L110n$C$L111n$C$L112n$C$L113n$C$L114n$C$L115n$C$L116n$C$L117)n$C$L118+n$C$L1195n$C$L120=n$C$L121?n$C$L122In$C$L123Qn$C$L124Tn$C$L125\n$C$L126^n$C$L127`n$C$L128gn$C$L129in$C$L130pn$C$L131sn$C$L132vn$C$L133yn$C$L134|n$C$L135n$C$L136F7$C$L1377$C$L1387.text6.cinite&f.ebssҘ$| nr4 #M g)b f)t g$C$L1:$C$L2;$C$L3 ;$C$L4;$C$L5;$C$L6;$C$L7%;.text:~+.cinit(f.ebss[| n>*0 g3Rn,_  g3kn,Y g3ln9-Xy  g3mn-XQ 7 g3]n-m)^ g3enV.]# g3hn.\ g  =.text=)h/ g.text=/tR g3Yn0xU g$C$L12$C$L2/3$C$L313.text2u.cinit<(f.ebssL0A Bwg,g2I 9Sgzg$C$L1($C$L2($C$L3($C$L4($C$L5($C$L6($C$L7($C$L8($C$L9($C$L10($C$L11($C$L12($C$L13($C$L14($C$L15($C$L16($C$L17)$C$L18)$C$L19")$C$L20C)$C$L21G)$C$L22M)$C$L23)$C$L24)$C$L25)$C$L26)$C$L27)$C$L28 *$C$L29"*$C$L30%*$C$L314*$C$L32<*$C$L33A*$C$L34B*$C$L35_*$C$L36z*$C$L37*$C$L38*$C$L39*$C$L40*$C$L41*$C$L42*$C$L43*$C$L44+$C$L45+$C$L46+$C$L47+$C$L482+$C$L49:+$C$L50?+$C$L51@+$C$L52W+$C$L53o+$C$L54w+$C$L55z+$C$L56}+$C$L57+$C$L58+$C$L59+$C$L60+$C$L61+$C$L62+$C$L63,$C$L64,$C$L65,.text(93qg(8 g8I!6 0gO9% 3g9|)=g.:-`dg:t 1mgW;G9>Ag;D;gg0<JI'g?=XFNg3nm=P\$ug>`ekugg?h mj :gJ4$C$L1K4$C$L2T4$C$L3]4,4$C$L44$C$L54$C$L64$C$L74$C$L84T4$C$L94$C$L105$C$L115$C$L12&5$C$L13)5$C$L14,5$C$L15/5$C$L1625$C$L1755$C$L1885$C$L19;5$C$L20>5$C$L21A5$C$L22D5$C$L23G5$C$L24J5$C$L25M5$C$L26P5$C$L27S5$C$L28v5$C$L295$C$L305m5$C$L315.textJ4Z%@\ qJ Lg DMpaqBe  5gC GgPDL5rg$C$L15$C$L25$C$L35$C$L45$C$L56$C$L6'6$C$L7*6$C$L846$C$L9:6$C$L10;6$C$L11>6$C$L12B6$C$L13C6$C$L14G6$C$L15K6$C$L16N6$C$L17Q6$C$L18T6$C$L19[6$C$L20_6$C$L21c6$C$L22i6$C$L23n6$C$L24u6$C$L25y6$C$L26}6$C$L276$C$L286$C$L296$C$L306$C$L316$C$L326.text5D ~yR>gGQU#eg>H;g3anHs 3gJ^ gzJP B]@gJ (gVK"7AOg$NZp0\-\. \/c`pW ) * +; ppe r[r\ r]0r^aaab ac  @ ` ?y3`P5n P6|@P7`P8P9P:v X*\!9\"H\#W\$f]%u ]&@]'`](!1"0@2"QI"@QJ"QK"sP" @sQ"R$E`U$T@`V$p<(M(pd+[.O0 2"S:>o0>4>8><>1@5@9@=@^_H^`H6Tvtt |t |u |u |,T4@=A>B?C@DAEB*FC8GDFHETIFcJGrKH206E:Z>ddL P#Ovg.text;dKJ@ * g?аogB.text<8 |LtA * g?ogMgB gLOOP<GET_DATA<START%<GET_ADDR)<DO_BINIT-<DO_PINIT7<C<H<M<M<.text;V.stacki.reset?mBM~E sgOP1_ZERO : :OVERFLOW:)!:OP2_ZERO$:.text9MdG  3g$5_$00=$10<=.text$=mNcxH N@g.text}= NRI ALg$C$L1=$C$L2=$C$L3=.text=$"OPK a$Xg$C$L1H=$C$L2L=$C$L3S=$C$L4U=$C$L5]=.textB=rObhP :dg.text=O>T  pg|.textI4P:OX  g$C$L1<$C$L2<$C$L3<$C$L4<.text<).cinitK(f.ebssRLPe[ D)g.text= z(f(f\^P^=a $g$C$L1j=$C$L2n=.text_=QO f gg^Qpj x +C;wwK`n^n pninnn nno ocinit f fpinit(g(gbinit(i4.text@etextJUj_CRC1698R^8X_T1sw_T10ms ww_OS_Time@ww&w_T500msw_T250usw_T2msww_T500usww_T1msww0^_INV_T1s"w /s)$w_Tsampw_T100ms w9 wEwQw[z/Ut7(8(727?878 X$x_acqpsZ&$x3YC$x_Adc@$xRjv+npA-9 FSno]@m_InitCan1;Gyx;Gnu_CpuInfoq= _CpuNumvv3_Dout528_TestDin4_Din:'#%&$7 G"W(h)y,.0&!*0"}2"}4"} 1: 2:>1p:C_OvVgrid zB!zM!zZ!zg!zt!z_OvVdab z_UvVdab z_OcIuInv!z~J z zr!z z z_UvVinv!z_UfVac(!zT z!z^!z_OfVac!z_OvVinv !z@!zh z^ z  zT!z_UvVgrid z_OvVbat$ z_UvVbat. z_OcIbat@ z z*J!z_UvVdc z_OvVdc z8h!zB2!z_Fault zQ!z^ zj!zv"z_OcIwInv!z zr z z_OtNtc5!z_OtNtc6!z z@ ~n&6@DnXf~n'wnn |n& nv@nn'>4 Mn a {nn?n&~0&~g&~&~&~ &~$ &~R &~ &~ &~ &~!&~)!&~@!&~o!&~!&~!&~"&~4"&~Q"&~"&~"&~"&~"&~4#&~O#&~g#&~#&~#&~$&~$&~=$&~_$&~$&~$&~$&~"%&~H%&~k%&~%&~%&~%&~%&~*&&~l&&~&&~&&~&&~&&~'&~3'&~u'&~'&~'&~'&~2(&~q(&~(&~(&~)Fn)&~9)&~u)&~)&~)&~)&~)&~*&~U*&~*&~*&~*&~*&~*&~_idummy&~ +&~ +&~=+&~[+&~+&~+Gn +&~2,&~S,&~t,&~,&~,&~,&~-&~F-&~P-&~u-&~-&~_Temp$-_NtcReadQ<,-}<"-  .."_IbatAvgƛ&.1.;.G.U._VdcAvgڛf. ,_VbatAvg›_Pbat&_VdcSum؛q.ޛ_VdcLSumԛ. .._PfAvg<.ܛ.._VqeAvg:..._IqeAvg2./_VdcLAvg֛ //$+/_VdcHSumЛ_IqeSum0_VqeSum87/D/Q/_PbatSum*[/_VdabSum̛i/_VdeAvg6x/ț_IdeAvg._VdcHAvgқ_IbatSumě//_IdeSum,/ _VdeSum4/ʛ_VbatSum_PbatAvg(/_VdabAvgΛ/_IzctRms/-R///_MuxSel/&{ 00_Scale%{$010@&{<0HH0F\0Bl0@x0E0A0G0D0J0C_Status6"|07"|08"|_IacGrid"y0#y_IdsGrid"y1-1/_VqeInv"y+1"y_IqsGrid"y711L1l"y_IqeInv#yY1"ye1X"y_GFD>#yr1R"y1H"y1&#y_Vbatn"y_VdcLFlt"y1T"y1p#y1]"y1 #y_VnwInv"y_IwGrid"y_VdeOut*#y_Vdc"y1l#y1#y1P"y1d#y24#y 2X#y_Cboost#y2g"y"22#y_VbatRefx"y_IwInv#y_Lboost#y-2#y82"yC2"yQ2x#y_VdcFlt"y_Rboost#y_Tboost#y[2"y_Vboost"y_IdeGrid"yg2N"yw2D#y_IqeGrid"y2"y2\1E_Cdclink#y_Rdab#y_InvVdc"y2Q"y2i"y2b#y_IdabRef"y_VacGrid"y2L"y_VdsGrid"y2_"y2"#y_Ldab#y_VqsGrid"y_VdeInv"y2#y 3#y3"y_InvVdab"y 3#y_VqsOut0#y.3d"y_IdeInv #y_Rdamp~#y93j"yC3v"yN3h"y_VdcHFlt"yX3\"y_VacInv"ye3(#yr3V#y}3j#y3r#y_Ibat|"y_IacInv#y_PbatMaxF#y_VdabMinP#y_IbatFlt~"y3a"y_VunGrid"y3#y3@#y3Z"y_WeRatet#y3C"y_VdcH"y_VdcL"y3"y_IbatRef"y3#y3J"y_VdeGrid"y3M"y4e"y_VdabFlt"y_VqsInv"y4z"y4"y_VqeGrid"y*4"y_Vdab"y_VdcRef"y64#y_Rinv|#yA4"yL4["y_IqsInv #yY4#yd4@"y_VdcMaxH#y_IuInv"yq4G"y_IbatMaxh#y}4`#y4"y4O"y4#y4"y46#y_TdabB#y4Y"y_TdabC#y_TdabA#y_TdabD#y4c"y4"y_FwVer#y_Linvz#y_VdabMaxN#y4`"y_VbatMin\#y5"y_IzctFlt#y5Z#y5"y&5#y55"yA5R#yK5b"y_VdsOut.#y_WeHatv#y_InvVbatr"yZ5"yf5#yt5"y5"y5K"y_VdcRateL#y_VnwGrid"y_VbatFltp"y5f"y5#y_VdcMinJ#y_Izct#y_VdabIn"y5#y_VbatOut$#y5"y5"y_Vntc6<#y5f#y_Vntc5:#y_InInv#y_TinvB#y_TinvA#y5"y5V"y_VunInv"y5B"y_VbatInt"y_VbatMax^#y_VdsInv"y6S"y6k"y_PoutMaxB#y_InGrid#y_IdsInv#y6"y(6n#y36W"y_VqeOut,#yB6A"yQ6#y`6#yk6E"y|6"y6~2V_Cdab#y_IuGrid"y6U"y6^"y6#y_TdabPh#y6I"y6T#y6D"y6"y_VntcInv8#y6#y_VdabRef"y6F"y 7ژ7՘17C7Q7V7ۘf7|7777ߘ77R7S77 8ؘ8ޘ-8<8ܘR8Әj8٘z88ט8888Ԙ8+7&9n9ݘ 999G9Y9֘e9x9Ҙ96_main:~9[9n>9Rn9kn9ln9mn9`n:]n:en!:hn/:h::=E:YnS:2a:Po:23:2:2:L:2:2:3 ;4-#;N6;2a;P3~;H+6;+9;,;+;J*p;{)0;+<(+<+E<+U<)s<)0<~+,<(@<*U<)Q<ˆnF<n=n=46)=L4D=V5JW=i4Am= {=q=p=U6=5=6=56 >5#>o60>5"D>6 W>5(d>an_WdRegspdr>|> > ]&> >:>u >0r^>`P8>M_IpcRegsR>4>5?@]'?@2?C@*?$NB?P9M?@sQW? *f?Zw?=?\$?2?DA?aa?,??P:_DmaRegs4?ppe? )?]%@p<@$@T0@\-:@@`VF@EBQ@t [@r[e@JGq@O@^_@\"@1@L@FC@ ac@>@IF@ +@8Ay3A\#$A \/.A X;AabEA1XAu bA r]lAP5wASAAQIA\.A6A<A`UA@=A9At Ar\ B B P6$BKH0B @B0RB@ bB;sB^`~B` B@QJB\!BGDBp0BA>B@P7B`](BQKBHEB`pWCB?CsP_exp;_expf;Cܰo4CoFCаoZCܰo_logf<_log<iCаo{CoCoCoC oCoCo_c_int00;__stackiFS$$DIV9ULL$$CMP6=LL$$CMP$=U$$MOD=U$$DIV}=_copy_in=$_memcpyB=C=CI4C$$EXIT<_exit<'DTDR_abort<7DV__unlock^__lock\GD=__nop=WD=iD_=DPieVectTableFileEmuKeyVarEmuBModeVarEmuBootPinsVarFlashCallbackVarFlashScalingVarAccessProtectionRegsFileAdcaRegsFileAdcbRegsFileAdccRegsFileAdcdRegsFileAdcaResultRegsFileAdcbResultRegsFileAdccResultRegsFileAdcdResultRegsFileCanaRegsFileCanbRegsFileCla1RegsFileClb1DataExchRegsFileClb2DataExchRegsFileClb3DataExchRegsFileClb4DataExchRegsFileClb1LogicCfgRegsFileClb2LogicCfgRegsFileClb3LogicCfgRegsFileClb4LogicCfgRegsFileClb1LogicCtrlRegsFileClb2LogicCtrlRegsFileClb3LogicCtrlRegsFileClb4LogicCtrlRegsFileClkCfgRegsFileCmpss1RegsFileCmpss2RegsFileCmpss3RegsFileCmpss4RegsFileCmpss5RegsFileCmpss6RegsFileCmpss7RegsFileCmpss8RegsFileCpuTimer0RegsFileCpuTimer1RegsFileCpuTimer2RegsFileCpuSysRegsFileDacaRegsFileDacbRegsFileDaccRegsFileDcsmCommonRegsFileDcsmZ1RegsFileDcsmZ2RegsFileDmaClaSrcSelRegsFileDmaRegsFileECap1RegsFileECap2RegsFileECap3RegsFileECap4RegsFileECap5RegsFileECap6RegsFileEmif1ConfigRegsFileEmif1RegsFileEPwm1RegsFileEPwm2RegsFileEPwm3RegsFileEPwm4RegsFileEPwm5RegsFileEPwm6RegsFileEPwm7RegsFileEPwm8RegsFileEPwm9RegsFileEPwm10RegsFileEPwm11RegsFileEPwm12RegsFileEQep1RegsFileEQep2RegsFileEQep3RegsFileFlash0CtrlRegsFileFlash0EccRegsFileFlashPumpSemaphoreRegsFileGpioDataRegsFileI2caRegsFileI2cbRegsFileIpcRegsFileMemoryErrorRegsFileMemCfgRegsFileMcbspaRegsFileMcbspbRegsFileNmiIntruptRegsFilePieCtrlRegsFileRomPrefetchRegsFileSciaRegsFileScibRegsFileScicRegsFileScidRegsFileSdfm1RegsFileSdfm2RegsFileSpiaRegsFileSpibRegsFileSpicRegsFileWdRegsFileXintRegsFilecodestart.TI.ramfuncFPUmathTablesMSGRAM_CPU1_TO_CPU2MSGRAM_CPU2_TO_CPU1.TimeSharing.SystemVar.ModbusData.TempData.CanMeData.CanBeDataPUTBUFFERPUTWRITEIDXGETREADIDXGETBUFFERGETWRITEIDXPUTREADIDX.debug_info.debug_frame.debug_line.CanCHAData{1CCDE11E-BB6B-4872-8CB4-1E807554C297}.econst:.string:_CrcHi.econst:.string:_CrcLo{4B09CE10-643C-4924-93AA-3F36526F675B}{A76EEDED-977A-46BA-B539-AE59455DD7F7}{BC15B722-6AEE-4E01-BB16-14BF91BEED7E}{95C935D4-9E49-494B-ADC5-E30C67890621}{62CBFA99-EEE5-427D-973B-B9BE49D6008E}{CE4A2975-89D5-4081-A8EE-EB2BC6431DEA}{0B521B62-B22E-4210-B004-3A51FACDA18C}{2CDD523D-CF05-4EE6-AE94-B15248BE5B75}{F4CFFFA3-A66E-4A51-8976-B6BD94CDC93E}{F094B88E-4DE4-4100-83E4-5FA04E94F2A0}{7A38E645-7302-4EC9-A637-58E55B1BC480}{2806A935-1F4E-4E51-87EE-FCAC2F166DD3}{13EA4853-F06D-44AC-A606-343BDFCE41F8}.TI.ramfunc:retain{B8D201FE-D6AA-446E-AE32-8C1D1F05DC86}{B451B618-EEB7-4061-9F6E-350C540A0034}{579DFC42-D1BA-49F7-ABD3-65A953E77ADD}{DA0E01CF-F6BD-480F-AEAF-C484B7E01502}{EAB4E211-9A1F-4419-9CFB-CE12416E4F8E}{97238ECF-BA41-4A76-B5B2-3D7B6DBFE9B4}{567DF370-AA13-4954-97A6-CBBB03364617}{81F115FC-FDB6-4218-9FF8-DDB90D5BC841}{72882DCD-14F8-449A-A10B-9AF387860E11}{5313C11F-2F72-46DC-84CA-AC807DA1F425}{BA409062-E263-4B85-9F23-2C03577FB69A}{D6B13215-BC3F-4CAE-A15A-071B64BD03A5}{3A1100DE-549E-43E9-B051-91598E207BF4}{EE534BE5-AE5D-4FAC-86E0-CB5CC56546BB}{582E0BA1-7B0D-4DB7-9D3B-7F43D238CF21}{A20CE479-D7F3-4443-AB4E-1627BB478BA9}{07AE93BB-1F34-4173-9788-9F5BD00371AC}{7298FBB3-9E97-46A0-BDF2-E73A88EC6558}{00DDFF8E-711E-4F98-9442-1B2EA81E4195}{D8F0505C-209B-461B-B807-E10C9984133F}{E1BFDD55-797B-4B99-A9C9-6BDB8F805B97}{CDCCF9F7-FE9A-44A2-AFA4-CD5F0CA39523}{D4160CC4-9FDA-4FF4-AD08-F869A7B079B5}{4711BCF9-59F2-4248-8E26-7B5B3597823F}{0BA83CD9-331A-4B51-BD02-E18ABE76662B}{B043E223-3DF4-4166-A53E-5025242BCAF6}{80B64B7B-5F22-4B44-AD45-34CC85CB7605}F2837xD_CodeStartBranch.asmWD_DISABLEwd_disableF2837xD_DBGIER.asmF2837xD_usDelay.asm{9B2810F0-453E-45F8-953C-D2B688CD4696}{713D1833-E149-4858-917C-65EFA8739705}{5E174238-7E65-4B52-B041-2DC8A3364243}{470E389E-2576-40AB-AA0B-A7B7B55FBA00}{CF2B2EC0-F13D-4C83-9090-F2E062AE51BB}{8EFC31C4-64B9-4F6C-A188-D7E9BCD43AF0}{095183A0-40EF-4E21-B8F4-5D98C4C8F0BB}{FC02C606-3ADD-46CD-BDCE-6BD85FEFFF79}{EB288D44-CF77-4B26-A247-CE42A1D00187}{E7DD0F06-B97C-4F77-8727-A9907215EA7B}{C9B28A88-F551-4A0C-BA1B-1C71927378BE}{824CA3D9-1F1E-4F96-8A30-AB3BAB7CFEE2}{B86A082B-C5EB-4770-9CA3-3FD217D13737}{0FED1ABD-80A9-4CED-B591-3E6B808C25BB}{AA3AE555-AA2B-4044-A34F-C927DFF0EBEA}{E449EBF5-B3A0-4F89-80E9-FC6FF82A6CA1}{15291821-3019-48C4-BFC0-8D695CA3664F}{2386AEB5-726F-4BEC-BD58-63582ED1A249}{5432A4C4-9871-48F0-95AA-99AC05AE963D}{ADE4C0CD-2AD8-4E33-B77F-F8AA982AE0F6}_Interrupt_nmiHandler__FKv_Interrupt_illegalOperationHandler__FKv_Interrupt_clearIFR__FUi_Interrupt_defaultHandler__FKv{B0483CD8-5548-4D6C-97DB-592A6B79BFFA}.econst:_IPC_Instance{05D4AD21-D963-4EC4-8D8D-C59F254BC73E}{2A5B486D-4C5A-478F-AB4C-E971258235B8}{8BE2EB8E-AE29-4EA9-9D7E-CBC394723A76}{FD8309F3-B2F0-4490-AE0A-C5B25C908C7C}{3F11F77F-A4AC-44A9-A45A-2FC665A5836A}{C346743A-E49D-4B6B-B0B2-A3D9024C56E8}{84F0F8A6-3107-4298-9E9E-FC1DC1A5C266}{C4777793-6830-4279-AC9A-FDAF4802121B}{2F879F35-E87A-4AB2-B3DB-03ED7C86EF16}{E66EB752-5DE4-4782-A99E-72C034178A82}{4C55C3EB-CD4B-48C8-8976-CCDC3353624C}exp_f32.asmexptable_f32.asmlog_f32.asmLOG_TBL_SZlogtable_f32.asmTI4OzSGaGG4boot28.asmCONST_COPYLOOP_PINITSTART_PINITBYPASS_AUTO_INITDONE_INITfs_div28.asmRETURN_VALUEUNDERFLOWll_cmp28.asmu_div28.asmTI7D5TGW3ZnTI7E1S68tEuTI7EVVRwFqBTI7Ftr9rDtA__TI_default_system_post_cinitTI7OFcNUenmTI7QTvsphzw.cinit:__lock.cinit:__unlock.ebss:__lock.ebss:__unlockTI7T8U5YNnL__TI_default_args_mainTI8mWuRynXL.debug_aranges.debug_pubnames.debug_pubtypes_RamfuncsLoadStart_RamfuncsLoadSize_RamfuncsLoadEnd_RamfuncsRunStart_RamfuncsRunSize_RamfuncsRunEnd_FPUmathTablesRunStart_FPUmathTablesLoadStart_FPUmathTablesLoadSize___cinit_____pinit_____binit____STACK_SIZE__STACK_END___c_args_____text_____etext_____TI_pprof_out_hndl___TI_prof_data_start___TI_prof_data_size_NtcTableGen_NtcTableReadTemp_INV_Tsamp_INV_T1ms_INV_RMS_T500ms_INV_T100ms_INV_T500us_INV_T10ms_InitTimeSharing_Sharing__13sTiME_SHARINGFv_INV_RMS_T100ms_INV_T500ms_INV_T250us_INV_T2ms_Init__13sTiME_SHARINGFf_RunStepUp__8sRampGenFv_RunStepDown__8sRampGenFv_Run__8sRampGenFv_UpdateSlope__8sRampGenFv_Init__8sRampGenFPfT1f_Reset__8sRampGenFv_Compiletime_StateAdcEOC_CntWaitAdcEoc_Flag_ErrEoc_AdcTriggerMode_SetWaitAdcEoc_CANCHADEMO_RxID_OFFSET_CanCHAdeMO_CanCHAdeMOTxSeqTableCnt_CanCHAdeMORxIsrCnt_CanCHAdeMOTxSeqTableSize_CanCHAdeMORxIsrErrCnt_CanCHAdeMORx_CanCHAdeMORxIsr_CanCHAdeMORxStatus_CANCHADEMO_TxID_OFFSET_FlagCanReset_CanbTxMbox_CanaTxMbox2_CanaTxMbox1_CanRxMsg_TerminalResSet_CanaRxMbox_CanErrorReset_CanTxMsg_CpuSiliconRev_FlagRstDioExor_FlagWrDioExor_BufferDoutExorAll_FlagEepromRstAll_EepromInitStatus_FlagRdAdcScale_EepromChkCnt_FlagRdAdcOffset_FlagWrAdcOffset_FlagTestEeprom_FlagWrAdcScale_FlagEepromWrAll_FlagEepromRdAll_Testpcs1_Testpcs2_Testpcs3_FlagRdDioExor_FlagRstAdcPara_FlagEepromChkClr_tempSensor_tempSlope_tempSensor_tempOffset_tempSensor_scaleFactor_InitDspTempSensor_GetTemperatureK_GetTemperatureC_OtAcSwInv_OtAcSwHvDab_OtDcSwBoost_OcInstIuInv_OcIacInv_OvInstVboost_UvInstVacGrid_OcInstIacInv_OvInstVbat_UvInstVbat_UvInstVboost_OcInstIwInv_OcInstIwGrid_OcIacGrid_UvVboost_OvVboost_UvInstVdc_OcIuGrid_OcInstIbat_OcInstIuGrid_OcIwGrid_OcInstIacGrid_OtDcSwLvDab_OvInstVinv_UvInstVinv_FaultLatch_OvInstVdc_OvInstVdab_UvInstVdab_OvInstVacGrid_ModbusAPtr_ModbusAStop_ModbusAFrmStartFlag_ModbusARxMaxFlag_ModbusALLResponse_ModbusACharTime_ModbusATxCnt_ModbusASlaveID_ModbusATxBuf_ModbusACheckBuffer_ModbusARxErr_ModbusAResponse_ModbusARxOk_ModbusA4thResponse_ModbusAExceptionCode_ModbusA6thResponse_ModbusARxCnt_ModbusACnt_ModbusACharTimeset_ModbusA16thResponse_ModbusARxBuf_ModbusA3rdResponse_Char3_5Time_Flag_ModbusA_Data_reset_ModbusASerialRange_ModbusA_Connection_Check_ModbusABadResponse_ModbusARxStop_ModbusATxReady_ModbusACRC16_ModbusATxWaitCnt_ModbusATxDataLength_ModbusALLCheckBuffer_COMM_Chargeable_capacity_of_vehicle_mounted_battery_H_COMM_Chargeable_capacity_of_vehicle_mounted_battery_L_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_3_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_2_COMM_Fault_status_COMM_Discharging_current_setting_COMM_Measured_cumulative_power_consumption_L_COMM_Measured_cumulative_power_consumption_H_COMM_Rated_voltage_Independent_COMM_Minimum_maximum_discharging_electric_energy_L_COMM_Minimum_maximum_discharging_electric_energy_H_COMM_System_interconnected_type_COMM_Operation_Status_COMM_Measured_instantaneous_power_consumption_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_H_COMM_Remaining_dischargeable_capacity_of_vehicle_mounted_battery_1_L_COMM_Remote_control_setting_COMM_Current_limit_setting_COMM_Operation_mode_setting_COMM_Status_change_announcement_property_map_COMM_Operation_status_COMM_Instantaneous_power_COMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_H_COMM_Remaining_charg_eable_capacity_of_vehicle_mounted_battery_L_COMM_Current_time_setting_COMM_Connectrion_state_COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_2_COMM__Remaining_stored_electricity_of_vehicle_mounted_battery_3_COMM_Production_number_COMM_Power_limit_setting_COMM_Cumulative_operating_time_L_COMM_Cumulative_operating_time_H_COMM_Minimum_maximum_charging_electric_energy_L_COMM_Cumulative_operating_time_1_COMM_Minimum_maximum_charging_electric_energy_H_COMM_Vehicle_connection_and_charge_able_discharge_able_status_COMM_Vehicle_connection_confirmation_COMM_Discharging_amount_setting_H_COMM_Discharging_amount_setting_L_COMM_Minimum_maximum_charging_current_COMM_Manufacturer_code_COMM_Current_date_setting_COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_H_COMM_Remaining_stored_electricity_of_vehicle_mounted_battery_1_L_COMM_Standard_version_information_COMM_Minimum_maximum_discharging_current_COMM_Charging_amount_setting_2_COMM_Charging_amount_setting_1_H_COMM_Charging_amount_setting_1_L_COMM_Production_date_COMM_Measured_cumulative_amount_of_discharging_electric_energy_H_COMM_Measured_cumulative_amount_of_discharging_electric_energy_L_COMM_Rated_charge_capacity_H_COMM_Rated_charge_capacity_L_COMM_Measured_cumulative_amount_of_charging_electric_energy_H_COMM_Measured_cumulative_amount_of_charging_electric_energy_L_COMM_Charging_electric_energy_setting_L_COMM_Charging_electric_energy_setting_H_COMM_Cumulative_amount_of_discharging_electric_energy_reset_setting_ModbusATxDataUpdate_COMM_Identification_number_COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_H_COMM_Dischargeable_capacity_of_vehicle_mounted_battery_1_L_COMM_Set_property_map_COMM_Installation_location_COMM_Fault_description_COMM_Get_property_map_COMM_Cumulative_amount_of_charging_electric_energy_reset_setting_COMM_Dischargeable_capacity_of_vehicle_mounted_battery_2_COMM_SetM_property_map_COMM_Vehicle_ID_COMM_GetM_property_map_COMM_Charging_current_setting_COMM_Manufacturer_fault_code_COMM_Product_code_COMM_Business_facility_code_COMM_Charger_discharger_type_COMM_Measured_instantaneous_charging_discharging_electric_energy_L_COMM_Measured_instantaneous_charging_discharging_electric_energy_H_ModbusARxDataUpdate_COMM_Measured_instantaneous_charging_discharging_current_COMM_Rated_discharge_capacity_L_COMM_Rated_discharge_capacity_H_COMM_Rated_voltage_COMM_Used_capacity_of_vehicle_mounted_battery_1_L_COMM_Discharging_electric_energy_setting_L_COMM_Used_capacity_of_vehicle_mounted_battery_1_H_COMM_Discharging_electric_energy_setting_H_COMM_SOC_COMM_Power_saving_operation_setting_COMM_Measured_instantaneous_charging_discharging_voltage_COMM_Used_capacity_of_vehicle_mounted_battery_2_NtcHeatSink_InitNtcTable_IuGridRmsSum_PinvReactive_PinvActiveAvg_VacInvRms_IuInvRms_VnwGridRms_InGridRmsSum_PinvReactiveAvg_RmsAvgSum_VunInvRmsSum_PinvActiveSum_VacGridRms_PinvReactiveSum_VunInvRms_InInvRms_IacInvRms_InInvRmsSum_IacInvRmsSum_IuGridRms_VunGridRmsSum_PinvActive_VnwInvRmsSum_PinvApparentAvg_IacGridRms_IuInvRmsSum_IwInvRmsSum_IwInvRms_VacInvRmsSum_IacGridRmsSum_VboostSum_InGridRms_IzctRmsSum_IwGridRms_VboostAvg_VnwGridRmsSum_VunGridRms_RmsAvgCal_VacGridRmsSum_IwGridRmsSum_VnwInvRms_ScaleDefault_AdcOffset_VbatTestVar_TestAdcData_ScaleDelt_FloatWrBuf_EEPROM_Page_Buffer_FlagReadEeprom_EepromAddr_IntRdBuf_EepromNumofBytes_EEPROM_Start_Addr_IntWrBuf_FloatRdBuf_FlagWriteEeprom_FlagCanBeMasSlvChange_FlagParaInvBuilup_TRdabTurnRatio___sti___13_SystemVar_cpp_b5cfddac_VacGridFlt_InitSystemParameter_SystemClock_IdabRefSet_CmdDabStart_SOCVoltageMin_FlagRunBoost_InvVbatOut_CmdBoostOPset_IacMaxPeak_FaultReset_IwGridExt_IacRatePeak_IwInvFlt_BatCutOffCurrent_VacPeakMax_VntcLvDab_VboostMax_TdabBCnt_VntcBoost_ThetaTest_VdeInvFlt_VboostRefSet_WeHatExt_IacGridFlt_CmdChargeStart_PbatRate_VdabRefSet_SystemParameterUpdate_SOCVoltageMax_TdabDCnt_VacRatePeak_FlagIdabCtrl_FlagInvGatingInput_IwGridExtFlt_SinSquareTest_MagSinRef_IbatRefSet_IuGridExtFlt_TboostCnt_TinvACnt_InvVbatIn_TdabCCnt_SystemReady_VbatOutComp_VboostMin_IacRateRms_FreqRate_FlagBoostGatingInput_PkwRefSet_PoutRate_TestSelect_FlagCCMode_InvVboost_IuGridExt_FlagIbatCtrl_FlagVdabCtrl_TdabPhCnt_VbatRefSet_IwGridFlt_VqeGridFlt_IdeInvFlt_VboostFlt_SystemState_DelMagVqe_SystemFault_FlagRunInv_VacRateRms_VacInvFlt_CmdDischargeStart_FreqSineTest_IuInvFlt_VntcHvDab_ModeSystem_FlagDabGatingInput_VboostRef_FlagBoostGating_VqeInvFlt_VbatRate_VdcRefSet_INV_Wh_T500ms_VunGridFlt_VdabRate_FlagDabGating_InvIbatFlt_CosThetaTest_VnwInvFlt_IqeGridFlt_FlagVbatCtrl_TdabACnt_MagVqeRamp_SinThetaTest_VdeGridFlt_VnwGridFlt_IbatRate_InvVdabIn_CmdInvStart_CmdFaultReset_CmdInvOPset_TinvBCnt_VunInvFlt_IacMaxRms_CmdBoostStart_EmergencyStop_CosSquareTest_IacInvFlt_FlagFullCharged_IuGridFlt_FreqSinGen_CmdDabOPset_FlagInvGating_IqeInvFlt_FlagRunDab_VboostRate_FlagCVMode_IdeGridFlt_MagVqeRefSet_FlagFullDischarged_ezDSP_uOECount_ezDSP_b32bitAddress_ezDSP_uBlockSize_easyDSP_Boot_Sync_ezDSP_uPECount_ezDSP_uTxFifoFullCnt_ezDSP_ulData_ezDSP_uBlockIndex_ezDSP_uChksum_ezDSP_uData_ezDSP_uMaxTxFifoCnt_easyDSP_AutoBaud__Fv_ezDSP_uISRTxCount_ezDSP_uMaxRxFifoCnt_ezDSP_uBRKDTCount_ezDSP_uState_ezDSP_ullData_ezDSP_uWrongISRCount_ezDSP_uRead16BPossible_ezDSP_uFECount_ezDSP_uRxFifoCnt_ezDSP_uOnChipFlash_ezDSP_uCommand_ezDSP_uTxFifoCnt_ezDSP_uAddrRdCnt_ezDSP_uRead8BPossible_easyDSP_SCIBootCPU2__Fv_easy_RXINT_ISR_ezDSP_ucRx_ezDSP_uChkSumCalculated_ezDSP_ulAddr_ezDSP_uDataRdCnt_ezDSP_uCPU_ezDSP_uISRRxCount_ezDSP_Version_SCI_easyDSP_SCI_Init_Cpu2Epwm1IsrCnt_Cpu2EIpc1Isr__Fv_RoutineT100ms_RoutineT10ms_RoutineT1ms_RoutineT2ms_RoutineT1s_RoutineT500ms_RoutineT500us_RoutineTsampcode_start_SetDBGIER_F28x_usDelay_Example_done_Example_Fail_Device_initGPIO_Example_setResultPass___error___Example_Result_Example_setResultFail_Device_enableUnbondedGPIOPullupsFor176Pin_Device_enableUnbondedGPIOPullups_Device_init_Example_PassCount_Device_enableUnbondedGPIOPullupsFor100Pin_Device_enableAllPeripherals_CAN_readMessage_CAN_sendMessage_CAN_clearInterruptStatus_CAN_clearMessage_CAN_sendMessage_32bit_CAN_setBitTiming_CAN_disableAllMessageObjects_CAN_setupMessageObject_CAN_disableMessageObject_CAN_initModule_CAN_sendRemoteRequestMessage_CAN_setBitRate_CAN_readMessageWithID_CAN_transferMessage_CAN_sendMessage_16bit_CAN_sendMessage_updateDLC_Flash_initModule_Flash_wakeFromLPM_Flash_powerDown_Interrupt_enable_Interrupt_initVectorTable_Interrupt_disable_Interrupt_initModule_IPC_Instance_IPC_CPU1_To_CPU2_GetBuffer_IPC_CPU1_To_CPU2_PutBuffer_SCI_enableInterrupt_SCI_setWakeFlag_SCI_clearInterruptStatus_SCI_getInterruptStatus_SCI_setConfig_SCI_disableInterrupt_SCI_writeCharArray_SCI_readCharArray_SCI_setBaud_SysCtl_delay_CanaRegs_PieVectTable_Cmpss6Regs_ClkCfgRegs_Clb3DataExchRegs_AdcdRegs_ScidRegs_ECap4Regs_Flash0EccRegs_Clb2LogicCfgRegs_Clb2LogicCtrlRegs_Cmpss7Regs_DcsmZ2Regs_EPwm4Regs_FlashPumpSemaphoreRegs_ECap5Regs_I2cbRegs_CpuTimer1Regs_RomPrefetchRegs_Clb4LogicCtrlRegs_Cmpss4Regs_Clb1DataExchRegs_EPwm5Regs_SpiaRegs_CpuSysRegs_CanbRegs_ECap6Regs_XintRegs_CpuTimer0Regs_Cmpss5Regs_Emif1Regs_AccessProtectionRegs_MemCfgRegs_DacaRegs_McbspbRegs_EPwm6Regs_AdcaRegs_SciaRegs_EPwm11Regs_GpioDataRegs_Sdfm1Regs_Cmpss2Regs_DcsmZ1Regs_Flash0CtrlRegs_EPwm7Regs_SpicRegs_Clb4DataExchRegs_EPwm10Regs_CpuTimer2Regs_Clb3LogicCfgRegs_DmaClaSrcSelRegs_Cmpss3Regs_DaccRegs_PieCtrlRegs_SpibRegs_Clb1LogicCtrlRegs_AdccRegs_ScicRegs_ECap1Regs_MemoryErrorRegs_Cla1Regs_EQep1Regs_DacbRegs_Clb2DataExchRegs_Clb4LogicCfgRegs_McbspaRegs_EPwm1Regs_Clb3LogicCtrlRegs_AdcbRegs_ScibRegs_AdcaResultRegs_ECap2Regs_EPwm12Regs_AdcbResultRegs_Clb1LogicCfgRegs_AdccResultRegs_Emif1ConfigRegs_Sdfm2Regs_AdcdResultRegs_EQep2Regs_Cmpss1Regs_EPwm8Regs_DcsmCommonRegs_EPwm2Regs_ECap3Regs_Cmpss8Regs_EQep3Regs_EPwm9Regs_NmiIntruptRegs_EPwm3Regs_I2caRegs_FPU32expTableCoeffEnd_FPU32expTableEnd_FPU32expTableCoeff_FPU32expTable_FPU32logTableEnd_FPU32LOG2_FPU32LOG_TABLE_MASK1_FPU32LOG_TABLE_MASK2_FPU32logTable_FPU32EXPBIAS_FPU32INVLOG10__system_pre_init__system_post_cinit___TI_cleanup_ptr___TI_enable_exit_profile_output___TI_dtors_ptr__register_lock__register_unlock__args_main$build.attributes.debug_abbrev